

Coherent feasibility model

No relaxation / added gate events / readout confusion