


Nuvoton RunBMC NPCM7mnx-Based Module Reference Design

Nuvoton RunBMC Module Prototype - Designed by Quanta



Revision Record

[illegible]

This document contains information proprietary to
NUVOTON

Copyright 2019



TITLE: Revision Record

DWG NO	
RunBMC Module	


Tuesday, May 21, 2019

Sheet
2 / 22

Rev A.1.0

Connector I/F Form Factor - 260 SO-DIMM4

NPCM7mnx



Typically used as expansion bus (e.g., SPI to UART)

Typically used as Host Debug Port

Typically used as BMC Debug Port

I2C signals are 3.3V, FUS on MB

Typically connected to Host flash (via bus-switch) for BIOS update
Typically connected to CPLD or FPGA expention




Typically used for FPGA programming and CPU At-Scale remote debugging




Connected to Host CPU
Connected to Host LPC or eSPI master
Used for Host Graphics and mailbox or as EP to extend device

Typically connected to pannel USB On-The-Go connector

Typically connected to CPU Host USB


Option to place BMC Boot Flash on-system






Layout Notes:

- * Do not share VIAs. Each power/ground pin uses its own VIAs to the ground layer.
- * Place 0201 filter capacitors under each power/ground pin pair. The 0201 capacitors can be 10nF or higher.
- * Place 0402 bulk capacitors under the BMC. The 0402 capacitors can be 1uF or higher.
- * Place 0603 bulk capacitors close to the BMC. The 0603 capacitors can be 10uF or higher.




Layout Notes:

One-point connection under the BMC
or use 0R resistor.



Layout Notes:



One-point connection under the BMC
or use 0R resistor.





Layout Notes:

- * Do not share VIAs. Each power/ground pin uses its own VIAs to the ground layer.
- * Place 0201 filter capacitors under each power/ground pin pair. The 0201 capacitors can be 10nF or higher.
- * Place 0402 bulk capacitors under the BMC. The 0402 capacitors can be 1uF or higher.
- * Place 0603 bulk capacitors close to the BMC. The 0603 capacitors can be 10uF or higher.


Clock and Resets



Note:
* If MCU ADCn pin is used as ADC,
place 10nF capacitor on the baseboard close to the connector.






Note:
SPIOLOAD_N low pulse is 0.5 usec and the MCU may fail to detect it.
The RC circuit extends the pulse to ~10 usec.




DDR4

SDRAM (DDR4-2400) 8Gbit (256Mbit x 16) Device




Layout Notes:

- * Do not share VIAs. Each power/ground pin uses its own VIAs to the ground layer.
- * Place 0201 filter capacitors under each power/ground pin pair. The 0201 capacitors can be 10nF or higher.
- * Place 0402 bulk capacitors under the DDR. The 0402 capacitors can be 1uF or higher.
- * Place 0603 bulk capacitors close to the DDR. The 0603 capacitors can be 10uF or higher.



Layout Note:
Place the serial terminations close to the BMC.



Layout Note:
Place the 49R and 0.1uF under the DDR device close to the PADs.

Layout Note:

- Trace Length and Skew Control:**
- * DQS_N to DQS (for each byte lane) : 20 mil.
 - * DQ and DM to DQS (within a byte lane): 100 mil.
 - * CLK_N to CLK: 20 mil.
 - * ADDR/CMD/CTL to CLK: 110 mil.

PCB Trace Impedance:

- * Single-Ended: 50R
- * Differential: 100R



To ease the layout:

- * Data Lane 0 group can swap with Data Lane 1 group.
- * The eight data signals within each byte lane can be swapped.

Layout Notes:

- * Do not share VIAs. Each power/ground pin uses its own VIAs to the ground layer.
- * Place 0201 filter capacitors under each power/ground pin pair. The 0201 capacitors can be 10nF or higher.
- * Place 0402 bulk capacitors under the BMC. The 0402 capacitors can be 1uF or higher.
- * Place 0603 bulk capacitors close to the BMC. The 0603 capacitors can be 10uF or higher.

BMC DDR4 Interface



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019

TITLE: DDR4


DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
6 / 22

Rev A.1.0

PCIe



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019





TITLE: PCIe

DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
7 / 22

Rev A.1.0



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019

TITLE: **BMC CRT**

DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
8 / 22

Rev A.1.0

I2C Interface

CON_GPIO114_I2C0SCL << W1
CON_GPIO115_I2C0SDA << V2

CON_GPIO116_I2C1SCL << B6
CON_GPIO117_I2C1SDA << A5
CON_GPIO118_I2C2SCL << B7
CON_GPIO119_I2C2SDA << A6
CON_GPIO120_I2C3SCL << C7
CON_GPIO121_I2C3SDA << C6
CON_GPIO122_I2C4SCL << D7
CON_GPIO123_I2C4SDA << D6

U1H
NPCM750R

GPIO114/SMB0SCL
GPIO115/SMB0SDA
GPIO116/SMB1SCL
GPIO117/SMB1SDA
GPIO118/SMB2SCL
GPIO119/SMB2SDA
GPIO120/SMB3SCL
GPIO121/SMB3SDA
GPIO122/SMB5SCL
GPIO123/SMB5SDA

VSBV14
VSBV2
VSBV1
VSBV2

GPIO171/SMB6SCL
GPIO172/SMB6SDA
GPIO173/SMB7SCL
GPIO174/SMB7SDA
GPIO128/SMB8SCL
GPIO129/SMB8SDA
GPIO130/SMB9SCL
GPIO131/SMB9SDA
GPIO132/SMB10SCL
GPIO133/SMB10SDA
GPIO134/SMB11SCL
GPIO135/SMB11SDA

D6
E7
B4
C5
C4
D5
E6
A3
F6
B3
A4
B5

I2C Interface

CON_GPIO171_I2C6SCL
CON_GPIO172_I2C6SDA
CON_GPIO173_I2C7SCL
CON_GPIO174_I2C7SDA
CON_GPIO128_I2C8SCL
CON_GPIO129_I2C8SDA
CON_GPIO130_I2C9SCL
CON_GPIO131_I2C9SDA
CON_GPIO132_I2C10SCL
CON_GPIO133_I2C10SDA
CON_GPIO134_I2C11SCL
CON_GPIO135_I2C11SDA

Master Serial GPIO

Muxed with UART3RX GPIO00
Muxed with UART3TX GPIO01
Muxed with UART4RX GPIO02
Muxed with UART4TX GPIO03

CON_GPIO04_IOX2DI
CON_GPIO05_IOX2LD
CON_GPIO06_IOX2CK
CON_GPIO07_IOX2DO

CON_GPIO10_IOXHLD
CON_GPIO11_IOXHCK
CON_GPIO24_IOXHDO
CON_GPIO25_IOXHDI

GPIO12_GSPICK
GPIO13_GSPIDO
GPIO14_GSPIDI
GPIO15_GSPICS

Muxed with RGMIIIRXCK GPIO94
CON_GPIO93

ENTER_FUP_N
CON_GPIO59

CON_GPIO09
FWSPWP_N

CON_GPIO16_JTAGM1TMS

U10
NPCM750R

GPIO00/IOX1DI
GPIO01/IOX1LD
GPIO02/IOX1CK
GPIO03/IOX1DO
GPIO04/IOX2DI
GPIO05/IOX2LD
GPIO06/IOX2CK
GPIO07/IOX2DO

VSBV10
VSBV11

GPIO17/PSPI2DI
GPIO18/PSPI2DO
GPIO19/PSPI2CK
GPIO20/SMB15SDA
GPIO21/SMB15SCL
GPIO22/SMB14SDA
GPIO23/SMB14SCL
GPIO28/SMB4SDA
GPIO29/SMB4SCL

H3
H4
G3
F2
F1

MISO
MOSI

G2
K6
G1

R54


24.9R 0201

CON_GPIO17_JTAGM1TDO
CON_GPIO18_JTAGM1TDI
CON_GPIO19_JTAGM1TCK

I2C Interface

CON_GPIO20_I2C15SDA
CON_GPIO21_I2C15SCL
CON_GPIO22_I2C14SDA
CON_GPIO23_I2C14SCL
CON_GPIO28_I2C4SDA
CON_GPIO29_I2C4SCL

I2C PUs



Design Note:
I2C Channel 13 also used for on-module interfaces.

GPIOs (3.3V)

U1R
NPCM750R

GPIO194
GPIO195
GPIO196
GPIO202
GPIO199
GPIO198
GPIO197
GPIO127
GPIO126
GPIO125
GPIO124
GPIO123
GPIO122
GPIO121
GPIO120
GPIO40
GPIO39
GPIO38
GPIO37

AA1
Y1
W2
W5
W4
AA2
Y4
AA3
AB1
AD1
AB2
AC1
Y2
AB3
AC2
Y3
V4
W3
V3

R57
R58

24.9R 0201

SPI_UART_INT_N
SPI_UART_CS_N
CON_GPIO196
GPIO202 Muxed with INDICATOR_N
GPIO199 Muxed with FWSPID2
GPIO198 Muxed with FWSPID3
CON_GPIO197
GPIO127 Muxed with FWSPID2
CON_GPIO126
CON_GPIO125
CON_GPIO124
CON_GPIO123
CON_GPIO122
CON_GPIO121
CON_GPIO120
CON_GPIO40
TEMP_SENSOR_ALERT
MCU_INT_N
MCU_RESET_N

VSBV14
VSBV12
VSBV13

ARM JTAG

CON_GPIO218_WDO1
CON_GPIO219_WDO2
CON_GPIO220_I2C12SCL
CON_GPIO221_I2C12SDA
CON_GPIO222_I2C13SCL
CON_GPIO223_I2C13SDA

R60
R61

220R 0201

AD15
AC15
AA15
AE16
AD16
AC16

GPIO218/nWDO1
GPIO219/nWDO2
GPIO220/SMB12SCL
GPIO221/SMB12SDA
GPIO222/SMB13SCL
GPIO223/SMB13SDA

VSBV33
VSBV33

TMS
TDI
TDO
TCK
NTRST
BSEN

AB14
AC14
AD14
AA14
AB15
AE15

0201 24.9R R59

ARM_JTAG_TMS
ARM_JTAG_TDI
ARM_JTAG_TDO
ARM_JTAG_TCK
ARM_JTAG_TRST_N

TP2
TP3
TP4
TP5
TP6

nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019



TITLE: I2C, RMII, RGMII, JTAG, GPIOs

DWG NO
RunBMC Module


Tuesday, May 21, 2019

Sheet
9 / 22


Rev A.1.0



CP JTAG





STRAPS



STRAP[10-9] (ROM) Flash UART Programming Mode (FUP):
 00 - Normal boot. In case of boot-block failure, use UART3 like in mode '10'.
 01 - Programming enabled. UART2 via SP2 (Internal Host connection).
 10 - Programming enabled. UART3 via SI2 (External connection).
 11 - Normal boot. In case of boot-block failure, use UART2 like in mode '01'.

STRAP[11] (ROM) Console UART MUX:
 0 - BSP (Console debug Serial Port) is routed to SI2 pin (TX/RX only).
 1 - BSP (Console debug Serial Port) is routed to default pins.



nuvoTon
 founded by winbond

This document contains information proprietary to
 NUVOTON

Copyright 2019

TITLE: FAN, SPI, GPIOs, UART, CP JTAG, STRAPS


DWG NO
 RunBMC Module

Tuesday, May 21, 2019

Sheet
 10 / 22

Rev A.1.0


LPC / eSPI




Software Notes:

If eSPI mode is used, configure pin E12 to GPIO162 input. Pin C11 is used as eSPI ALERT_N.
Else if LPC mode is used, configure pin C11 to GPIO168 input. Pin E12 is used as LPC SERIRQ_N.


RMII Interface / GPIOs




RGMII Interface



Place dividers under RG1VREF pin.



Place 0201 filter capacitors under VSBHn/VSS pin pairs.



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019


TITLE: LPC/eSPI, RMII, RGMII

DWG NO
RunBMC Module


Tuesday, May 21, 2019

Sheet
11 / 22

Rev A.1.0






H26M41204HPR




Design Notes:
 * After power-up, all MMC MMC signals are floating and
 eMMC device's RST_N pin is disabled.
 * eMMC device includes internal pull-up on data lines DAT[7:1] and RST_N.
 * eMMC device is JEDEC/MMC standard version 5.0-compliant.

MMC CLK
 MMC DT0
 MMC DT1
 MMC DT2
 MMC DT3
 MMC DT4
 MMC DT5
 MMC DT6
 MMC DT7
 MMC RST_N
 MMC CMD





Notes:
 * Place 10nF capacitor on the baseboard close to the connector.
 * Used internal reference voltage of 2.0V.



Layout Notes:
 One-point connection under the BMC
 or use 0R resistor.

Place 0201 filter capacitor under
 ADVSB25/ADVSS pin pairs.

nuvoTon
founded by winbond

This document contains information proprietary to
 NUVOTON

Copyright 2019







TITLE: **ADC**

DWG NO
 RunBMC Module

Tuesday, May 21, 2019

Sheet
 13 / 22

Rev A.1.0



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019

TITLE: USB Device and Host


DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
14 / 22

Rev A.1.0

MDIO Signals Voltage Level-Shifter



1 Gbit PHY

Design Notes:

- * RGMII signals output impedance is 50R. Serial resistors are not needed.
- * RESET, MDIO and MDC are OVDD (3.3V) power domain.
- * RESET and MDIO include internal 22K (+/-50%) PU.
- * MDC includes internal 22K (+/-50%) PD.

Design Note:

- * TEST2, TEST3 and PHYA[0] pins include internal 22K PD.
- * PHY address is 000000.

Design Notes:

- * LED pins include internal 22K (+/- 50%) PU.
- * LED pins configure the device on POR.
- * The active polarity of each LED pin is set according to its PU/PD configuration on POR.

RJ45 LEDs connection:

- * LED1 to Green_p_Orange_n
- * LED2 to Green_n_Orange_p
- * LED3 to Yellow_n; Yellow_p to 3.3V

Green/Orange LEDs Meaning:

- * Green: No Link, Power-On.
- * Orange: Linked @ 100BASE-T
- * Off: Linked @ 100BASE-T or Linked @ 10BASE-T


LED MUX configuration:

- * LED1: Dual LED status LINKSPD[1] (default) (active low due to PU)
- * LED2: Dual LED status LINKSPD[2] (default) (active high due to PD)
- * LED3: Activity (default) (active low due to PU)
- * LED4: CLK125

Straps:


- * Set to RGMII HSTL 1.8V.
- * Disable Isolation mode (RGMII signals TRIS).
- * Disable LOM mode.

Modes can also be set by firmware after reset.



Optional Mount - Bypass the PHY

RGMII_TXD0	0201	R195	0R	UM	CON_PHYTRD0P/RGMII_TXD0	Place close to pin 14
RGMII_TXD0	0201	R196	0R	UM	CON_PHYTRD0N/RGMII_TXD0	Place close to pin 15
RGMII_TXD1	0201	R197	0R	UM	CON_PHYTRD1P/RGMII_TXD1	Place close to pin 18
RGMII_TXD1	0201	R198	0R	UM	CON_PHYTRD1N/RGMII_TXD1	Place close to pin 17
RGMII_TXD2	0201	R199	0R	UM	CON_PHYTRD2P/RGMII_TXD2	Place close to pin 20
RGMII_TXD2	0201	R200	0R	UM	CON_PHYTRD2N/RGMII_TXD2	Place close to pin 21
RGMII_TXD3	0201	R201	0R	UM	CON_PHYTRD3P/RGMII_TXD3	Place close to pin 24
RGMII_TXD3	0201	R202	0R	UM	CON_PHYTRD3N/RGMII_TXD3	Place close to pin 23
RGMII_TXC	0201	R203	0R	UM	CON_PHYLED1/RGMII_TXC	Place close to pin 40
RGMII_TXCTL	0201	R204	0R	UM	CON_PHYLED2/RGMII_TXCTL	Place close to pin 26
RGMII_TXCTL	0201	R205	0R	UM	CON_PHYLED3/RGMII_TXCTL	Place close to pin 35
RGMII_RXC	0201	R206	0R	UM	CON_GPI094/RGMII_RXC	Place close to pin 33
GPI094	0201	R207	0R	M	CON_GPI094/RGMII_RXC	



Layout Note:
Place as a group close to GMAC PHY.

Notes:

- * If on-module GMAC PHY is used, select GPIOs to connector.
- * If off-module GMAC PHY is used, select between MDIO 1.8V and 3.3V signals.

This document contains information proprietary to
NUVOTON

Copyright 2019

nuvoton
founded by winbond



TITLE: 1 Gbit PHY

DWG NO
RunBMC Module



Tuesday, May 21, 2019

Sheet
15 / 22


Rev A.1.0



Design Notes:
* Select Bus Switch that is back-drive protected.
* The total value of pull-up resistors on SPI_CS_N must be 4.25K or less.
See NCPW7mmx Errata section 1.64 "Internal Pull-Down During Power-Sequence".




In-System-Programming (ISP) Header




Design Notes:
* When the programmer unit is not in programming mode, I/O (pin 8) is in TRI-STATE mode.
* While programming, I/O is driven low to isolate BMC's SPI signals from flash signals.
* Make sure ISP is reverse current blocking.
* Connector type and pin assignment is TBD.
* In case ISP header is mount in the final product, make sure connector height from top PCB is up to 6 mm.
R.A SMD type is recommended.

FWSPI Power Cycle (Reset SPI Flash)




Design Notes:
* It is of utmost importance to reset the flash device connected to nSPI0CS0 when the BMC CPU is reset (e.g., a Watchdog reset). This is most essential with flash devices above 16MB. In this case, we use flash power-cycle method to reset the flash.
* For security, FWSPWP_N uses a lockable I/O.
* The flash contains Boot-Block, UBOOT and (optional) Linux sections.
* An external SPI flash programmer (ISP) is typically used in the production line. ISP can be used when the module is powered off (bare) or under power. Keep ISP_RST_N low while programming.
* FUP (Flash UART Programming) may also be used to program an empty or corrupted flash with Boot-Block and UBOOT sections. Later on, the Linux section can be programmed in UBOOT state through the network or USB storage device.

Layout Note:
* To avoid stubs, place flash devices, ISP header and the Bus-Switch close together.





Flash SPI0-CS0 (BMC Firmware)

Design/Layout Note:
* Use SOP8 / 8-WSO8 dual footprint to meet small and big flash sizes.



Flash SPI0-CS1 (BMC Firmware)

Design/Layout Note:
* Use SOP8 / 8-WSO8 dual footprint to meet small and big flash sizes.



nuvoTon
founded by winbond

This document contains information proprietary to NUVOTON

Copyright 2019




TITLE: BMC Firmware SPI

DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
16 / 22

Rev A.1.0



nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019

TITLE: I2C EEPROM, I2C Temperature Sensor


DWG NO
RunBMC Module

Tuesday, May 21, 2019

Sheet
17 / 22

Rev A.1.0

Power-Up Sequencing



Notes (timing diagram from BDG):

When standby 3.3V, 2.5V and 1.8V are valid, and standby 1.175V is powered off, there is a ~15 K pull-down resistor on these I/O types:

- o SMB I/O type (buffer type includes C12)
- o Regular I/Os that are NOT DDR4, HSTL, ADC, DAC, PCIe PHY or USB PHY (buffer type includes ST or Ox, except for nMRST)

<Core Design>

This document contains information proprietary to
NUVOTON

Copyright 2019

nuvoTon

founded by winbond


TITLE: **Power-Up Sequencing**

DWG NO
RunBMC Module


Tuesday, May 21, 2019

Sheet
19 / 22


Rev A.1.0




Layout Note:
Place 0402 4.7uF capacitor close to output regulator.



Type: Linear / LDO
Input Voltage: 3.3V
Output Voltage: 2.5V
Max Current: 250mA
Power Dissipation: 0.2W



Layout Note:
Place 0402 4.7uF capacitor close to output regulator.



Type: Linear / LDO
Input Voltage: 3.3V
Output Voltage: 1.8V
Max Current: 150mA
Power Dissipation: 0.23W

nuvoTon
founded by winbond

This document contains information proprietary to
NUVOTON

Copyright 2019


TITLE: Power Supplies

DWG NO
RunBMC Module



Tuesday, May 21, 2019

Sheet
20 / 22

Rev A.1.0



Type: Buck / Switch
 Output Voltage: 1.2V
 Max Current: 500mA
 Power Dissipation: 0.1W



Type: Buck / Switch
 Output Voltage: 1.175V
 Max Current: 2A
 Power Dissipation: 0.4W

nuvoTon
 founded by winbond

This document contains information proprietary to
 NUVOTON

Copyright 2019

TITLE: Power Supplies


DWG NO
 RunBMC Module

Tuesday, May 21, 2019

Sheet
 21 / 22

Rev A.1.0

SO-DIMM 260 Edge Connector



Exceptions from RunBMC S

RunBMC Pin Number	RunBMC Pin Name	In Func	Limitation:
168	JTAG1RTCK	JTAG	JTAG1 Return Clock is not used.

**This document contains information proprietary to
NUVOTON**

Copyright 2019

nuvoTon
founded by winbond

TITLE: SOM Connector

DWG NO	RunBMC M
--------	----------

Tuesday, May 21, 2019

Sheet 22 / 22	Rev A.1.0
------------------	-----------