

RunBMC

BMC daughter board I/O specification Rev1.0

Authors:

Eric Shobe, Hardware Technologist, Dropbox **Jared Mednick**, Hardware Engineer, Salesforce

1. License

Contributions to this Specification are made under the terms and conditions set forth in Open Web Foundation Contributor License Agreement ("OWF CLA 1.0") ("Contribution License") by:

Eric Shobe, Dropbox Jared Mednick, Salesforce

You can review the signed copies of the applicable Contributor License(s) for this Specification on the OCP website at http://www.opencompute.org/products/specsanddesign Usage of this Specification is governed by the terms and conditions set forth in Open Web Foundation Final Specification Agreement ("OWFa 1.0")

You can review the applicable Specification License(s) executed by the above referenced contributors to this Specification on the OCP website at

http://www.opencompute.org/participate/legal-documents/

Note: The following clarifications, which distinguish technology licensed in the Contribution License and/or Specification License from those technologies merely referenced (but not licensed), were accepted by the Incubation Committee of the OCP:

None

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

2. Table of Contents

1.		License	2
2.		Table of Contents	3
3.		Scope	4
4.		Overview	5
5.		BMC Daughter Board Signaling Interface	5
	5.1	Signal Function Groups	5
	5.2	Signal Requirements and Descriptions	6
	5.2.1	Power	6
	5.2.2	2 ADC	6
	5.2.3	B PCIe	6
	5.2.4	Ethernet and RGMII	7
	5.2.5	5 VGA	7
	5.2.6		
	5.2.7	·	
	5.2.8		
	5.2.9	·	
	5.2.1		
	5.2.1		
	5.2.1		
	5.2.1	•	
	5.2.1		
	5.2.1		
	5.2.1		
	5.2.1		
	5.2.1		
	5.2.1	•	
	5.2.2		
	5.2.2		
	5.2.2		
	5.2.2		
	5.3	Pin Definition	
	5.4	Signal Priority and Nomenclature	
6.		Electrical and Timing Requirements	
	6.1	Electrical Requirements	
	6.2	Timing Requirements	
7.		Mechanical	
	7.1	Form Factor	
	7.2	Component Height Keep-out Requirements	
	7.3	RU/OU Mounting Options	
	7.3 7.4	Mating Connector	
8.		Thermal	
о. 9.		FRU Requirements	
ر 10		Platform Guidelines	
11			25

3. Scope

This document defines the technical specifications for the RunBMC used in Open Compute Project.

4. Overview

This document describes the RunBMC daughter board card design for use with Open Compute Project motherboards. This specification defines the interface between the Baseboard Management Controller(BMC) subsystem and OCP hardware platforms, such as network or compute motherboards.

The RunBMC daughter board interfaces with hardware platforms through a 260 pin SODIMM DDR4 connector, which is intended for mounting into a mating SODIMM DDR4 socket.

Figure 4-1 shows an example of RunBMC daughter board I/O connectivity




Figure 4-1

5. BMC Daughter Board Signaling Interface

5.1 Signal Function Groups

Signal function groups can be summarized in Table 1.

Function	Signal Count for Interface	Number of Interfaces	Number of used pins
Form Factor - 260 SO-DIMM4			
Power 3.3V			5
VDD RGMII REF			1
LPC 3.3v or ESPI 1.8v			1
Power 12 V			1
Ground			38
ADC	1	8	8
GPI/ADC	1	8	8
PCIe	7	1	7
RGMII/1GT PHY	14	1	14
VGA / GPIOs	7	1	7
RMII/NC-SI	10	1	10
Master JTAG/GPIO	6	1	6
USB host	4	1	4
USB device	3	1	3
SPI1: SPI for host - quad capable	7	1	7
SPI2: SPI for host	5	1	5
FWSPI: SPI for Boot - quad capable	7	1	7
SYSSPI: System SPI	4	1	4
LPC/eSPI	8	1	8
I2C / GPIOs	2	12	24
GPIOs / I2C	2	3	6
I2C	2	1	2
UARTs (TxD, RxD)	2	4	8
CONSOLE (Tx, Rx)	2	1	2
PWM	1	8	8
Tacho/GPIOs	1	16	16
PECI	2	1	2
GPIOs	1	37	37
GPIO/GPIO Expanders (Serial GPIO)	4	1	4
Reset and Power Good	1	2	2
Watchdogs/GPIO	1	2	2
BOOT_IND# / GPIO	1	1	1
RESERVED/KLUDGE	1	2	2

Table 1

5.2 Signal Requirements and Descriptions

5.2.1 Power

For all power requirements (red cells highlighted Table-1), please reference "Electrical and Timing Requirements".

5.2.2 ADC

The Interface has 16 voltage sensing channels available to use. 8 of these are primary functional as ADC. The remaining 8 primarily function as GPI (General Purpose Input) but may be configured as ADC if desired.

5.2.3 PCle

The PCIe connection supports a PCI-Express Gen 2 One Lane (x1) connection.

5.2.4 Ethernet and RGMII

The interface shall allow flexibility for an Ethernet interface as primary function as shown below in "1GbT Interface". Secondary functionally I/O's allow for a RGMII interface to be routed over the connector if desired as shown in the "RGMII interface".

The RunBMC interface allows designers to use PHYs that have different I/O voltage requirements than what the BMC SoC can drive natively. VDD_RGMII_REF, an output reference voltage, can be used to accomplish these types of scenarios. Please see section 6 for electrical guidelines.

Section 10 highlights platform guidelines and usage for VDD RGMII REF signal.




Table 2 - 1GbT Interface vs RGMII usage

5.2.5 VGA

The following pins provide VGA functionality:


Signal Name	Description
DACB	DAC B channel output
DACG	DAC G channel output
DACR	DAC R channel output
DDCCLK_GPIO	VGA DDC clock pin
DDCDAT_GPIO	VGA DDC data pin
VGAHS_GPIO	VGA horizontal sync output
VGAVS_GPIO	VGA vertical sync output

Motherboard designer should ensure proper RGB terminations and filtering based on RGB trace impedance.

Two 150R terminations should be present in VGA trace:

- One 150R should be close to SOC that is on the RunBMC module.
- One 150R should be close to filter on the Motherboard.
- System designers should reference their BMC vendor design guide for further recommendations.

Figure 5-1 shows the recommended topology.



5.2.6 RMII/NC-SI

RMII/NC-SI is provided through a single interface. MDC and MDIO signals are also routed over the connector specific to this interface.

5.2.7 JTAG

Interface defines a single JTAG, which is meant to act as a master. The typical 5 signals are defined including RTCK as a sixth signal not typically used in master applications.

Signal Name	Description
JTAG1TRST	Defines Test Reset, output from BMC
JTAG1TMS	Test Mode Select, output from BMC
JTAG1TDO	Test Data Out, input to BMC
JTAG1TDI	Test Data In, output from BMC
JTAG1TCK	Test Clock, output from BMC
JTAG1RTCK	Return Test Clock, input to BMC (if used)

5.2.8 USB2A Host/Device

The USB2A interface has the host and device functionality. Two additional signals for USB is included, which are optional.

Signal Name	Description	Notes
USB2AVBUSOVC	Host/device Overcurrent sense	Over-current interrupt input from motherboard to detect if a USB device powered by the motherboard and attached to the BMC exceeds the specified current for the USB port.
USB2AVBUSC	Host/device VBUS Control	Output to control 5V supply to USB device. In the case that the USB Device attached to the BMC

Page

8

enters an over-current state (as
indicated by USB Over Current
Sense) the BMC will de-assert this
signal and 5 V supply to the USB
device will go into a low voltage or
low current state, such that the
device will no longer have power.

5.2.9 USB2B Device

The USB2B interface has USB device capability. One additional signal for USB is included, which is optional.

Signal Name	Description	Notes
USB2BVBUSSNS	Device VBUS Sense	Detects 5 V supply is asserted and allows the BMC to have its device port begin USB host negotiation. Note that use of the 5 V supply detect is meant to indicate to the BMC as a device that a host is attached and supplying power.

5.2.10 Firmware SPI

The BMC boots from a flash memory device located on the Serial Peripheral Interface (SPI) bus. The device size is 256Mb (32MB) minimum and can be used to store FPGA, CPLD, and miscellaneous recovery images.

A secondary device is supported to provide BMC recovery and firmware updates, which can be used by the extra chip select. The daughterboard can have these onboard or utilize the secondary function signal pins over the connector if placement on the baseboard is mandatory. Refer to Signal Priority and Nomenclature section of this specification.

5.2.11 SPI Master Interface for Host

Three additional Serial Peripheral Interface (SPI) Master Controller interface signals are routed over the connector. Two busses provide two chip selects used to select the primary or secondary SPI Flash device's if used. The remaining bus (SYSSPI) only has 1 chip select.

All SPI Host interfaces are multiplexed with GPIOs.

SPI	Net Name	Quad SPI Support ¹	CS
Firmware/Boot SPI	FWSPI*	Υ	2
Host SPI Interface 1	SPI1*	Υ	2
Host SPI Interface 2	SPI2*	N	2
System SPI	SYSSPI*	N	1

Quad SPI is supported by the RunBMC interface but not guaranteed by the SoC

5.2.12 LPC/eSPI

The Low Pin Count (LPC) interface used by most systems to provide communication up to the host is provided; some future systems are designing towards the eSPI specification. Eight pins of the RunBMC connector can be exclusively used for one of these two interfaces.

Signal voltage levels are defined by VDD_LPC3V3_ESPI1V8 signal. Please reference section 6 for electrical requirements.

5.2.13 I2C

The interface features multiple I2C Bus compatible 2-wire interfaces consisting of a serial data line (SDA) and a serial clock line (SCL). If the daughterboard contains drives that are open-drain, the baseboard device shall require a pullup resistor to generate a logic high voltage and shall remain high even when the bus is idle.

Proper power domain isolation shall be implemented on the daughterboard. The AC/DC specifications are defined in the SMBus 2.0 and I²C bus specifications.

5.2.14 UART

5 total UART interfaces are available to use. 3 UART interfaces are expected to be primary functioning and 2 are available if daughter board supports functionality. 1 UART is to be named CONSOLE for default BMC console output if desired.

UART	Net Name	HW Flow Control Capable
Default Console	CONSOLE*	N
UART[1-4]	UART[1-4]*	N

5.2.15 PWM

PWM output from BMC, meant to drive fans or pumps. It is expected that these signals have whatever necessary level conversion on the baseboard. It is the responsibility of the motherboard designer to add circuitry to properly isolate the BMC signals from the fans or pumps being controlled.

5.2.16 TACH

Tachometer input to BMC. It is expected that these signals have whatever necessary level conversion before going over the interface. It is the responsibility of the motherboard designer to add circuitry to properly isolate the BMC signals from tachometer signals being read from fans or pumps.

5.2.17 PECI

An Intel proprietary bus meant to read die temperature. This defines two pins, PECI and PECIVDD. PECI is a 1-wire data signal that acts as bi-directional signal to the BMC. PECIVDD is the host voltage that defines a reference for the PECI interface.

5.2.18 GPIO / GPO / GPI

Any GPIO is defined in the literal sense that it may be used for the purpose of defining an input or output signal to the BMC. These are software configurable for use throughout the baseboard as indicators, control pins, interrupts, and input logic read by the BMC. In the case of GPI and GPO, these pins are fixed as input and output respectively.

5.2.19 SGPIO

SGPIO is the Serial GPIO interface. The HW Interface describes a single Serial GPIO Master, though in some modules this may also act as a slave monitor. There are four signals defined as master:

Signal Name	Description
SGPMCK Master Serial GPIO Clock Output, controlling clock for the bus, output from	
	the BMC
SGPMI	Master Serial GPIO Serial Data Input, an input to the BMC
SGPMLD	Master Serial GPIO Serial Data Load, an output from the BMC
SGPMO	Master Serial GPIO Serial Data Output, an output from the BMC

5.2.20 RESET and POWERGOOD

Reset signal is an active low input to the BMC, this pin will reset the BMC subsystem. PWRGD is an input to the BMC; used for high priority interrupt and status derived from power supply status.

5.2.21 WATCHDOG

Two Watchdog resets, which are output signals, are used to reset system components. For example, this signal can be used to reset a TPM in the scenario of a watchdog timeout on the BMC so that the system reboots properly.

5.2.22 INDICATOR

This defines generic indication from the module to the system. The use of this pin is dependent on the BMC module used, so consult specific documentation for that module.

5.2.23 Reserved/KLUDGE

Two KLUDGE pins are reserved for future use. Secondary functions support GPIO.

5.3 Pin Definition

The BMC daughter board shall have the following pinout:

Table 3 BMC connector/edge pinout

Pin#	Name	Name	Pin #
1	VDD_12V_STBY	VDD_RGMII_REF	2
3	VDD3_3V_STBY	VDD3_3V_STBY	4
5	VDD3_3V_STBY	VDD3_3V_STBY	6
7	VDD3 3V STBY	GND	8
9	GND	DACG	10
11	GND	DACB	12
	GPIO0_SGPMLD	DACR	14
	GPIO1 SGPMI	VGAHS GPIO2	16
	GPIO3_SGPMO	VGAVS GPIO4	18
	GPIO5 SGPMCK	DDCCLK GPIO6	20
	CONSOLERX	DDCDAT GPIO8	22
	CONSOLETX	GND	24
	GPIO7	PWM0 GPIO10	26
	PWM2 GPIO9	PWM1 GPIO12	28
	PWM4 GPIO11	PWM3 GPIO14	30
	PWM6 GPIO13	PWM5 GPIO16	32
	GND	PWM7 GPIO18	34
	GPIO15	GPIO19	36
	GPIO17	GPIO20	38
	GND	GPIO21	40
	UART1RX GPIO23	UART2RX GPIO22	42
	UART1TX GPO0	UART2TX GPIO24	44
	GND	GPI025	46
	I2C8SCL GPIO26	12C13SCL	48
	I2C8SDA GPIO27	I2C13SDA	50
	GND	GND	52
	I2C7SCL_GPIO29	I2C6SCL_GPIO28	54
	I2C7SDA GPIO31	I2C6SDA GPIO30	56
	GND	GND	58
	GPIO33 FWSPIWP#	I2C5SCL GPIO32	60
	GPIO35 INDICATOR#	I2C5SDA GPIO34	62
	FWSPICSO#	GND	64
	FWSPIMOSI IO0	GPIO36	66
	FWSPIMISO IO1	GPIO37	68
	FWSPI_IO2_GPIO39	GPIO38	70
	FWSPI IO3 GPIO41	GPIO40	72
	FWSPICK	GPIO42	74
	FWSPICS1#	GPIO43	76
	PWRGD	TACHO GPIO44	78
	GPIO45	TACH1_GPIO46	80
	GPIO47	TACH2_GPIO48	82
	WDTRST2 GPIO49	TACH3 GPIO50	84
	GPI051	TACH4 GPIO52	86
	GPI053	TACH5_GPIO54	88
	GPI055	TACH6 GPIO56	90
	WDTRST1 GPIO57	TACH7 GPIO58	92
	GPI059	TACH8 GPIO60	94
	GPIO61	TACH9 GPIO62	96
	KLUDGE_GPIO63	TACH10 GPIO64	98
97			
	KLUDGE_GPIO65	TACH11 GPIO66	100

Open Compute Project • RunBMC

_	GPIO69	TACH13_GPIO70	104
105		TACH14_GPIO72	106
-	GPIO73	TACH15_GPIO74	108
_	GPIO75	GND	110
_	PECIVDD	PECI	112
_	GPIO76	GND	114
115		SPI2CK_GPIO78	116
117		SPI2MISO_GPIO80	118
_	GPIO81	SPI2MOSI_GPI082	120
	GPIO83	SPI2CS0#_GPIO84	122
	I2C2SCL_GPIO85	SPI2CS1#_GPIO86	124
125		GND	126
	GND	I2C1SCL_GPIO88	128
	GPIO89_I2C14SCL	I2C1SDA_GPIO90	130
	GPIO91_I2C14SDA	GND	132
_	GND CNICOS 12C16SCI	I2C4SCL_GPIO92	134
	GPIO93_I2C16SCL	I2C4SDA_GPIO94	136
	GPIO95_I2C16SDA	GPIO96 GPIO97	138
_	I2C12SCL GPIO98	PERSTN	
	12C12SCL_GPIO98 12C12SDA GPIO99	GPIO100 UART3RX	142 144
143	12C123DA_GP1099	GPIO100_OAKTSKX	144
145	GND	GPIO101 UART3TX	146
_	PERXN	GPIO102 UART4RX	148
_	PERXP	GPIO103 UART4TX	150
_	GND	VDD LPC3V3 ESPI1V8	_
153	PETXN	GPIO104	154
155	PETXP	GPIO105	156
157	GND	GPIO106	158
159	PEREFCLKN	GPIO107	160
161	PEREFCLKP		162
163	GND		164
165	LPCRST#_ESPIRST#		166
167	LPCD1_ESPID1		168
169			170
171	LPCIRQ#_ESPIALERT#		172
173		ADC0	174
175	LPCD3_ESPID3	ADC1	176
177		ADC2	178
179	LPCCLK_ESPICLK	ADC3	180
181	I2C9SCL_GPIO108	ADC4	182
183	I2C9SDA_GPIO109 GND	ADC5 ADC6	184 186
185	I2C10SCL GPIO110	ADC7	188
189		SYSCS# GPIO112	190
	GND	SYSMISO GPO1	192
193		SYSMOSI GPO2	194
195	GPIO115 I2C15SDA	SYSCK GPIO114	196
	GND	SPI1CSO#_GPIO116	198
199	I2C11SCL_GPIO117	SPI1MOSI_IO0_GPO3	200
201	I2C11SDA_GPIO118	SPI1MISO_IO1_GPO4	202
203	GND	GPO5_SPI1_IO2	204
205	I2C3SCL_GPIO119	GPIO120_SPI1_IO3	206
207	I2C3SDA_GPIO121	SPI1CK_GPIO122	208
	GPIO123_USB2BVBUSSNS	SPI1CS1#_GPIO124	210
	GPIO125_USB2AVBUSSNS	GND	212
	GPIO126_USB2APWREN	RMIIMDIO	214
	GND	RMIICRSDV	216
217		RMIIMDC	218
219	USB2A HD DP	RMIIRCLKI	220
221		RMIIRXER	222

Open Compute Project • RunBMC

223	USB2B_D_DN	RMI	ITXEN	224
225	USB2B_D_DP	GNE)	226
227	GND	RMI	IRXD0	228
229	TRDOP_RGMIITXD0	RMI	IRXD1	230
231	TRDON_RGMIIRXD0	GNE)	232
233	GND	RMI	ITXD0	234
235	TRD1N_RGMIIRXD1	RMI	ITXD1	236
237	TRD1P_RGMIITXD1	GNE)	238
239	GND	PHY	LED1_RGMIITXCK	240
241	TRD2P_RGMIITXD2	PHY	LED2_RGMIIRXCTL	242
243	TRD2N_RGMIIRXD2	PHY	LED3_RGMIITXCTL	244
245	GND	GPI	D127_RGMIIMDC	246
247	TRD3N_RGMIIRXD3	GPI	D128_RGMIIMDIO	248
249	TRD3P_RGMIITXD3	GPI	D129_RGMIIRXCK	250
251	GND	GPI	_ADC8	252
253	BMC_RESET#	GPI1	L_ADC9	254
255	GPI3_ADC11	GPI2	2_ADC10	256
257	GPI5_ADC13	GPI4	1_ADC12	258
259	GPI7_ADC15	GPI	5_ADC14	260

5.4 Signal Priority and Nomenclature

The BMC pinout specification outlines the functions of the physical pins. To allow for system flexibility many of the pins in the interface must be capable of dual-function; i.e. they must provide capability for both functions.

Most of these dual function pins are achieved through multiplexing, however some pins only have a singular function. The direction column's origin is the SOC on the RunBMC module, i.e. "output" signals are driven from the SOC over the connector.

Functions	Net Name	Function 1	Function 2	Direction	Description Function 1	Description Function 2
1 GbT/RGMII/GPIO	GPIO_RGMIIRXCK	GPIO	RGMIIRXCK	ВІ	GPIO	RGMII 2 receive clock
1 GbT/RGMII/GPIO	PHYLED1_RGMIITXCK	PHYLED1	RGMIITXCK	ВІ	GPIO intended for MAGJACK LEDs, or signal from PHY	RGMII 2 transmit clock
1 GbT/RGMII/GPIO	PHYLED2_RGMIIRXCTL	PHYLED2	RGMIIRXCTL	BI	GPIO intended for MAGJACK LEDs, or signal from PHY	RGMII 2 receive control
1 GbT/RGMII/GPIO	PHYLED3_RGMIITXCTL	PHYLED3	RGMIITXCTL	ВІ	GPIO intended for MAGJACK LEDs, or signal from PHY	RGMII 2 transmit control
1 GbT/RGMII/GPIO	GPIO_RGMIIMDC	GPIO	RGMIIMDC	OUTPUT	GPIO	Management Data Clock. The MDC clock input must be provided to allow MII management functions.
1 GbT/RGMII/GPIO	GPIO RGMIIMDIO	GPIO	RGMIIMDIO	BI	GPIO	Management Data I/O. This serial input/output bit is used to read from and write to the MII registers
1 GbT/RGMII/GPIO	TRD0N_RGMIIRXD0	TRDON	RGMIIRXD0	BI	Transmit/Receive Pair 0	RGMII 2 receive data bus from PHY bit 0
1 GbT/RGMII/GPIO	TRD0P_RGMIITXD0	TRD0P	RGMIITXD0	BI	Transmit/Receive Pair 0	RGMII 2 transmit data bus to PHY bit 0
1 GbT/RGMII/GPIO	TRD1N_RGMIIRXD1	TRD1N	RGMIIRXD1	BI	Transmit/Receive Pair 1	RGMII 2 receive data bus from PHY bit 1
1 GbT/RGMII/GPIO	TRD1P RGMIITXD1	TRD1P	RGMIITXD1	ВІ	Transmit/Receive Pair 1	RGMII 2 transmit data bus to PHY bit 1
1 GbT/RGMII/GPIO	TRD2N_RGMIIRXD2	TRD2N	RGMIIRXD2	BI	Transmit/Receive Pair 2	RGMII 2 receive data bus from PHY bit 2

1 GbT/RGMII/GPIO	TRD2P_RGMIITXD2	TRD2P	RGMIITXD2	ВІ	Transmit/Receive Pair 2	RGMII 2 transmit data bus to PHY bit 2
1 GbT/RGMII/GPIO	TRD3N_RGMIIRXD3	TRD3N	RGMIIRXD3	ВІ	Transmit/Receive Pair 3	RGMII 2 receive data bus from PHY bit 3
1 GbT/RGMII/GPIO	TRD3P RGMIITXD3	TRD3P	RGMIITXD3	ВІ	Transmit/Receive Pair 3	RGMII 2 transmit data bus to PHY bit 3
1.8V or 3.3v	VDD RGMII REF	VDD RGMII REF		Output	Reference voltage output for PCB	none
12v	VDD_12V_STBY	VDD_12V_STBY		Power	12v supply to PCB	none
3.3V	VDD3_3V_STBY	VDD3_3V_STBY		Power	3.3v supply to PCB	none
3.3V	VDD3_3V_STBY	VDD3_3V_STBY		Power	3.3v supply to PCB	none
3.3V	VDD3_3V_STBY	VDD3_3V_STBY		Power	3.3v supply to PCB	none
3.3V	VDD3_3V_STBY	VDD3_3V_STBY		Power	3.3v supply to PCB	none
3.3V	VDD3_3V_STBY	VDD3_3V_STBY		Power	3.3v supply to PCB	none
3.3Vlpc or 1.8espi	VDD_LPC3V3_ESPI1V8	VDD_LPC3V3	ESPI1V8	Input	3.3v supply to PCB LPC/eSPI	1.8v supply if needed for eSPI
ADC	ADC0	ADC0		INPUT	channel 0 analog input	
ADC	ADC1	ADC1		INPUT	channel 1 analog input	
ADC	ADC2	ADC2		INPUT	channel 2 analog input	
ADC	ADC3	ADC3		INPUT	channel 3 analog input	
ADC	ADC4	ADC4		INPUT	channel 4 analog input	
ADC	ADC5	ADC5		INPUT	channel 5 analog input	
ADC	ADC6	ADC6		INPUT	channel 6 analog input	
ADC	ADC7	ADC7		INPUT	channel 7 analog input	
ADC/GPIO	GPI_ADC10	GPI	ADC10	INPUT	GPI	channel 10 analog input
ADC/GPIO	GPI_ADC11	GPI	ADC11	INPUT	GPI	channel 11 analog input
ADC/GPIO	GPI_ADC12	GPI	ADC12	INPUT	GPI	channel 12 analog input
ADC/GPIO	GPI_ADC13	GPI	ADC13	INPUT	GPI	channel 13 analog input
ADC/GPIO	GPI_ADC14	GPI	ADC14	INPUT	GPI	channel 14 analog input
ADC/GPIO	GPI_ADC15	GPI	ADC15	INPUT	GPI	channel 15 analog input
ADC/GPIO	GPI_ADC8	GPI	ADC8	INPUT	GPI	channel 8 analog input
ADC/GPIO	GPI_ADC9	GPI	ADC9	INPUT	GPI	channel 9 analog input
FWSPI	FWSPICK	FWSPICK		OUTPUT	BMC FW clock output for FW living on MB	
FWSPI	FWSPICS0#	FWSPICS0#		OUTPUT	BMC FW chip select 0 for FW living on MB	
FWSPI	FWSPICS1#	FWSPICS1#		OUTPUT	BMC FW chip select 1 for FW living on MB	
FWSPI	FWSPIMISO IO1	FWSPIMISO IO1		BI	BMC FW MISO/IO0 for FW living on MB	
FWSPI	FWSPIMOSI_IO0	FWSPIMOSI 100		ВІ	BMC FW MOSI/IO1 for FW living on MB	
FWSPI	FWSPI IO2 GPIO		GPIO	BI	BMC FW IO2 for FW living on	GPIO
		FWSPI_IO2			BMC FW IO3 for FW living on	
FWSPI	FWSPI_IO3_GPIO	FWSPI_IO3	GPIO	BI	MB to support quad	GPIO
GND	GND	GND			GND	
GND	GND	GND			GND	
GND	GND	GND			GND	

GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GND	GND	GND		GND	
GPIO	GPIO	GPIO	ВІ	GPIO	
GPIO	GPIO	GPIO	ВІ	GPIO	
GPIO	GPIO	GPIO	ВІ	GPIO	
GPIO	GPIO	GPIO	ВІ	GPIO	
GPIO	GPIO	GPIO	ВІ	GPIO	
GPIO	GPIO	GPIO	ВІ	GPIO	

GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
GPIO	GPIO	GPIO		ВІ	GPIO	
12C	I2C10SCL_GPIO	I2C10SCL	GPIO	ВІ	I2C/SMBUS 10 clock	GPIO
12C	I2C10SDA_GPIO	I2C10SDA	GPIO	ВІ	I2C/SMBUS 10 data	GPIO
12C	I2C11SCL_GPIO	I2C11SCL	GPIO	ВІ	I2C/SMBUS 11 clock	GPIO
I2C	I2C11SDA_GPIO	I2C11SDA	GPIO	ВІ	I2C/SMBUS 11 data	GPIO
12C	I2C12SCL_GPIO	I2C12SCL	GPIO	ВІ	I2C/SMBUS 12 clock	GPIO
12C	I2C12SDA_GPIO	I2C12SDA	GPIO	ВІ	I2C/SMBUS 12 data	GPIO
12C	I2C1SCL_GPIO	I2C1SCL	GPIO	ВІ	I2C/SMBUS 1 clock	GPIO
I2C	I2C1SDA_GPIO	I2C1SDA	GPIO	ВІ	I2C/SMBUS 1 data	GPIO
12C	I2C2SCL_GPIO	I2C2SCL	GPIO	ВІ	I2C/SMBUS 2 clock	GPIO

					1	
I2C	I2C2SDA_GPIO	I2C2SDA	GPIO	ВІ	I2C/SMBUS 2 data	GPIO
12C	I2C3SCL_GPIO	I2C3SCL	GPIO	ВІ	I2C/SMBUS 3 clock	GPIO
12C	I2C3SDA_GPIO	I2C3SDA	GPIO	ВІ	I2C/SMBUS 3 data	GPIO
12C	I2C4SCL_GPIO	I2C4SCL	GPIO	ВІ	I2C/SMBUS 4 clock	GPIO
12C	I2C4SDA_GPIO	I2C4SDA	GPIO	ВІ	I2C/SMBUS 4 data	GPIO
12C	I2C5SCL_GPIO	I2C5SCL	GPIO	ВІ	I2C/SMBUS 5 clock	GPIO
I2C	I2C5SDA_GPIO	I2C5SDA	GPIO	ВІ	I2C/SMBUS 5 data	GPIO
12C	I2C6SCL_GPIO	I2C6SCL	GPIO	ВІ	I2C/SMBUS 6 clock	GPIO
I2C	I2C6SDA_GPIO	I2C6SDA	GPIO	ВІ	I2C/SMBUS 6 data	GPIO
I2C	I2C7SCL_GPIO	I2C7SCL	GPIO	ВІ	I2C/SMBUS 7 clock	GPIO
I2C	I2C7SDA_GPIO	I2C7SDA	GPIO	ВІ	I2C/SMBUS 7 data	GPIO
12C	I2C8SCL_GPIO	I2C8SCL	GPIO	ВІ	I2C/SMBUS 8 clock	GPIO
I2C	I2C8SDA_GPIO	I2C8SDA	GPIO	ВІ	I2C/SMBUS 8 data	GPIO
I2C	I2C9SCL_GPIO	I2C9SCL	GPIO	ВІ	I2C/SMBUS 9 clock	GPIO
I2C	I2C9SDA_GPIO	I2C9SDA	GPIO	ВІ	I2C/SMBUS 9 data	GPIO
12C	I2C13SCL	I2C13SCL		ВІ	I2C/SMBUS 13 clock	
12C	I2C13SDA	I2C13SDA		ВІ	I2C/SMBUS 13 data	
12C	GPIO_I2C14SCL	GPIO	I2C14SCL	ВІ	GPIO	I2C/SMBUS 14 clock
12C	GPIO_I2C14SDA	GPIO	I2C14SDA	ВІ	GPIO	I2C/SMBUS 14 data
12C	GPIO_I2C15SCL	GPIO	I2C15SCL	ВІ	GPIO	I2C/SMBUS 15 clock
12C	GPIO_I2C15SDA	GPIO	I2C15SDA	ВІ	GPIO	I2C/SMBUS 15 data
12C	GPIO_I2C16SCL	GPIO	I2C16SCL	ВІ	GPIO	I2C/SMBUS 16 clock
12C	GPIO_I2C16SDA	GPIO	I2C16SDA	ВІ	GPIO	I2C/SMBUS 16 data
INDICATOR	GPIO_INDICATOR	GPIO	INDICATOR	ВІ	Boot indication from BMC / GPIO option	GPIO
JTAG	JTAG1RTCK	JTAG1RTCK		INPUT	JTAG Return Test Clock Input	
JTAG	JTAG1TCK	JTAG1TCK		OUTPUT	JTAG Master Clock Output	
JTAG	JTAG1TDI	JTAG1TDI		OUTPUT	JTAG Master Data Output	
JTAG	JTAG1TDO	JTAG1TDO		INPUT	JTAG Master Data Input	
JTAG	JTAG1TMS	JTAG1TMS		OUTPUT	JTAG Master Mode Select Output	
JTAG	JTAG1TRST	JTAG1TRST		OUTPUT	JTAG Test Reset Output	
LPC/eSPI	LPCCLK_ESPICLK	LPCCLK	ESPICLK	INPUT	LPC bus clock input (default)	eSPI clock input
LPC/eSPI	LPCD0_ESPID0	LPCD0	ESPID0	ВІ	LPC address and data bus bit 0	eSPI data bus bit 0
LPC/eSPI	LPCD1_ESPID1	LPCD1	ESPID1	ВІ	LPC address and data bus bit 1	eSPI data bus bit 1
LPC/eSPI	LPCD2_ESPID2	LPCD2	ESPID2	ВІ	LPC address and data bus bit 2	eSPI data bus bit 2
LPC/eSPI	LPCD3_ESPID3	LPCD3	ESPID3	ВІ	LPC address and data bus bit 3	eSPI data bus bit 3
LPC/eSPI	LPCFRAME#_ESPICS#	LPCFRAME#	ESPICS#	INPUT	LPC FRAME# (default)	eSPI chip select input
LPC/eSPI	LPCIRQ#_ESPIALERT#	LPCIRQ#	ESPIALERT#	ВІ	LPC serial IRQ (default)	eSPI Alert
LPC/eSPI	LPCRST#_ESPIRST#	LPCRST#	ESPIRST#	INPUT	LPC reset input (default)	eSPI reset input
					PCI Express Reference clock input, 100MHz negative input	
PCIE	PEREFCLKN	PEREFCLKN		INPUT	of the differential clock pair	none

	ı					
					PCI Express Reference clock input, 100MHz positive input of	
PCIE	PEREFCLKP	PEREFCLKP		INPUT	the differential clock pair	none
					PCI Express reset pin This reset signal reset PCI	
					Express bus controller and	
PCIE	PERSTN	PERSTN		OUTPUT	VGA/2D device. PCI Express Serial Data Receiver	none
					It receives negative input of the	
PCIE	PERXN	PERXN		INPUT	differential signal pair. PCI Express Serial Data Receiver	none
					It receives positive input of the	
PCIE	PERXP	PERXP		INPUT	differential signal pair. PCI Express Serial Data	none
					Transmitter	
PCIE	PETXN	PETXN		OUTPUT	It transmits negative output of the differential signal pa	none
					PCI Express Serial Data	
					Transmitter It transmits positive output of	
PCIE	PETXP	PETXP		OUTPUT	the differential signal pair.	none
PECI	PECI	PECI		INPUT	PECI signal input/output to BMC	none
PECI	PECIVDD	PECIVDD		INPUT	PECI power	none
PWM/GPIO	PWM0_GPIO	PWM0	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM1_GPIO	PWM1	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM2_GPIO	PWM2	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM3_GPIO	PWM3	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM4_GPIO	PWM4	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM5 GPIO	PWM5	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM6_GPIO	PWM6	GPIO	ВІ	PWM output	GPIO
PWM/GPIO	PWM7 GPIO	PWM7	GPIO	ВІ	PWM output	GPIO
,	_				Core Reset circuitry for SOC	
RESET	BMC RESET#	BMC RESET#		INPUT	and any periphery components needed for reset	
RESET	PWRGD	PWRGD		INPUT	power Good from power supply	
RFU	KLUDGE GPIO	KLUDGE	GPIO	BI	Kludge pins	GPIO
RFU	KLUDGE_GPIO	KLUDGE	GPIO	BI	Kludge pins RMII/NCSI 1 receive carrier	GPIO
RMII	RMIICRSDV	RMIICRSDV		INPUT	sense and data valid	
					Management Data Clock. The MDC clock input must be	
DAMI	DAMINADO	DIAMINADO		CUITDUIT	provided to allow MII	
RMII	RMIIMDC	RMIIMDC		OUTPUT	management functions. Management Data I/O. This	
					serial input/output bit is used	
RMII	RMIIMDIO	RMIIMDIO		ВІ	to read from and write to the MII registers	
RMII	RMIIRCLKI	RMIIRCLKI		INPUT	RMII/NCSI 1 50MHz reference clock input	
RMII	RMIIRXD0	RMIIRXD0		INPUT	RMII/NCSI 1 receive data bus from PHY bit 0	
RMII	RMIIRXD1	RMIIRXD1		INPUT	RMII/NCSI 1 receive data bus from PHY bit 1	
RMII	RMIIRXER	RMIIRXER		INPUT	RMII/NCSI 1 receive data error	
					RMII/NCSI 1 transmit data bus	
RMII	RMIITXD0	RMIITXD0		OUTPUT	to PHY bit 0 RMII/NCSI 1 transmit data bus	
RMII	RMIITXD1	RMIITXD1		ОИТРИТ	to PHY bit 1	
RMII	RMIITXEN	RMIITXEN		OUTPUT	RMII/NCSI 1 transmit enable	

						Master Serial GPIO clock
SGPIO/GPIO	GPIO_SGPMCK	GPIO	SGPMCK	OUTPUT	GPIO	output Master Serial GPIO serial
SGPIO/GPIO	GPIO_SGPMI	GPIO	SGPMI	INPUT	GPIO	data input
SGPIO/GPIO	GPIO_SGPMLD	GPIO	SGPMLD	OUTPUT	GPIO	Master Serial GPIO serial data load output
SGPIO/GPIO	GPIO_SGPMO	GPIO	SGPMO	OUTPUT	GPIO	Master Serial GPIO serial data output
SPI/GPIO	SPI1MISO_IO1_GPO	SPI1MISO_IO1	GPO	ВІ	SPI 1 MISO/IO1	GPO
SPI/GPIO	SPI1MOSI_IO0_GPO	SPI1MOSI_IO0	GPO	ВІ	SPI 1 MOSI/IO0	GPO
SPI/GPIO	SPI1CK_GPIO	SPI1CK	GPIO	ВІ	SPI 1 clock output	GPIO
SPI/GPIO	SPI1CSO#_GPIO	SPI1CSO#	GPIO	ВІ	SPI 1 chip select 0	GPIO
SPI/GPIO	SPI1CS1#_GPIO	SPI1CS1#	GPIO	ВІ	SPI 1 chip select 1	GPIO
SPI/GPIO	GPO_SPI1_IO2	GPO	SPI1_IO2	ВІ	GPO	SPI1 IO2 to support quad
SPI/GPIO	GPIO_SPI1_IO3	GPIO	SPI1_IO3	ВІ	GPIO	SPI1 IO3 to support quad
SPI/GPIO	SPI2CK_GPIO	SPI2CK	GPIO	ВІ	SPI 2 clock output	GPIO
SPI/GPIO	SPI2CS0#_GPIO	SPI2CS0#	GPIO	ВІ	SPI 2 chip select 0	GPIO
SPI/GPIO	SPI2CS1#_GPIO	SPI2CS1#	GPIO	ВІ	SPI 2 chip select 1	GPIO
SPI/GPIO	SPI2MISO_GPIO	SPI2MISO	GPIO	ВІ	SPI 2 MISO	GPIO
SPI/GPIO	SPI2MOSI_GPIO	SPI2MOSI	GPIO	ВІ	SPI 2 MOSI	GPIO
SPI/GPIO	SYSCS#_GPIO	SYSCS#	GPIO	ВІ	System SPI Chip Select input	GPIO
SPI/GPIO	SYSMISO_GPO	SYSMISO	GPO	ВІ	System SPI MOSI	GPO
SPI/GPIO	SYSMOSI_GPO	SYSMOSI	GPO	OUTPUT	System SPI MISO	GPO
SPI/GPIO	SYSCK_GPIO	SYSCK	GPIO	ВІ	System SPI Clock input	GPIO
TACH/GPIO	TACHO_GPIO	TACH0	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH1_GPIO	TACH1	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH10_GPIO	TACH10	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH11_GPIO	TACH11	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH12_GPIO	TACH12	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH13_GPIO	TACH13	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH14_GPIO	TACH14	CDIO			
TACH/GPIO		TACIT4	GPIO	BI	Fan Tachometer input	GPIO
	TACH15_GPIO	TACH15	GPIO	BI BI	Fan Tachometer input Fan Tachometer input	GPIO GPIO
TACH/GPIO						
	TACH15_GPIO	TACH15	GPIO	ВІ	Fan Tachometer input	GPIO
TACH/GPIO	TACH15_GPIO TACH2_GPIO	TACH15	GPIO GPIO	BI BI	Fan Tachometer input Fan Tachometer input	GPIO GPIO
TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO	TACH15 TACH2 TACH3	GPIO GPIO	BI BI BI	Fan Tachometer input Fan Tachometer input Fan Tachometer input	GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO	TACH15 TACH2 TACH3 TACH4	GPIO GPIO GPIO GPIO	BI BI BI	Fan Tachometer input Fan Tachometer input Fan Tachometer input Fan Tachometer input	GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO TACH5_GPIO	TACH15 TACH2 TACH3 TACH4 TACH5	GPIO GPIO GPIO GPIO GPIO	BI BI BI BI	Fan Tachometer input	GPIO GPIO GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO TACH5_GPIO TACH6_GPIO	TACH15 TACH2 TACH3 TACH4 TACH5 TACH6	GPIO GPIO GPIO GPIO GPIO GPIO	BI BI BI BI BI	Fan Tachometer input	GPIO GPIO GPIO GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO TACH5_GPIO TACH6_GPIO TACH7_GPIO	TACH15 TACH2 TACH3 TACH4 TACH5 TACH6 TACH7	GPIO GPIO GPIO GPIO GPIO GPIO GPIO	BI BI BI BI BI BI	Fan Tachometer input	GPIO GPIO GPIO GPIO GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO TACH5_GPIO TACH6_GPIO TACH7_GPIO TACH8_GPIO TACH8_GPIO TACH9_GPIO	TACH15 TACH2 TACH3 TACH4 TACH5 TACH6 TACH7 TACH8 TACH9	GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO	BI BI BI BI BI BI BI BI BI	Fan Tachometer input Tachometer input Tachometer input Transmit serial data output,	GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO
TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO TACH/GPIO	TACH15_GPIO TACH2_GPIO TACH3_GPIO TACH4_GPIO TACH5_GPIO TACH6_GPIO TACH7_GPIO TACH8_GPIO	TACH15 TACH2 TACH3 TACH4 TACH5 TACH6 TACH7 TACH8	GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO	BI BI BI BI BI BI BI	Fan Tachometer input	GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO

Open Compute Project • RunBMC

	Ĭ					
UART	UART1RX_GPIO	UART1RX	GPIO	ВІ	Receive serial data input	
UART	UART2TX_GPIO	UART2TX	GPIO	ВІ	Transmit serial data output	
UART	UART2RX_GPIO	UART2RX	GPIO	ВІ	Receive serial data input	
UART	GPIO_UART3TX	GPIO	UART3TX	ВІ	Transmit serial data output	
UART	GPIO UART3RX	GPIO	UART3RX	ВІ	Receive serial data input	
UART	GPIO UART4TX	GPIO	UART4TX	ВІ	Transmit serial data output	
UART	GPIO UART4RX	GPIO	UART4RX	ВІ	Receive serial data input	
					Host/Device D- signal of USB	
USB	USB2A_HD_DN	USB2A_HD_DN		BI	2.0 port A, USB host	
USB	USB2A_HD_DP	USB2A_HD_DP		ВІ	Host/Device D+ signal of USB 2.0 port A, USB host	
USB	GPIO_USB2AVBUSOVC	GPIO	USB2AVBUSOVC	ВІ	Host/Device Overcurrent sense	GPIO
USB	GPIO_USB2AVBUSC	GPIO	USB2AVBUSC	ВІ	Host/Device VBUS Control	GPIO
USB	USB2B_D_DN	USB2B_D_DN		BI	Device D- signal of USB 2.0 port B, device	
USB	USB2B D DP	USB2B D DP		ВІ	Device D+ signal of USB 2.0 port B, device	
USB	GPIO_USB2BVBUSSNS	GPIO	USB2BVBUSSNS	ВІ	Device VBUS Sense	GPIO
VGA	DACB	DACB		OUTPUT	DAC B channel output	
VGA	DACG	DACG		OUTPUT	DAC G channel output	
VGA	DACR	DACR		OUTPUT	DAC R channel output	
VGA	DDCCLK_GPIO	DDCCLK	GPIO	ВІ	VGA DDC clock pin	GPIO
VGA	DDCDAT_GPIO	DDCDAT	GPIO	ВІ	VGA DDC data pin	GPIO
VGA	VGAHS_GPIO	VGAHS	GPIO	ВІ	VGA horizontal sync output	GPIO
VGA	VGAVS_GPIO	VGAVS	GPIO	ВІ	VGA vertical sync output	GPIO
WATCHDOG/GPIO	WDTRST1_GPIO	WDTRST1	GPIO	ОИТРИТ	Watchdog timer 1 pulse output	GPIO
WATCHDOG/GPIO	WDTRST2_GPIO	WDTRST2	GPIO	OUTPUT	Watchdog timer 2 pulse output	GPIO

Table 4 BMC functions

6. Electrical and Timing Requirements

6.1 Electrical Requirements

DC Electrical Requirements	Requirement	Notes
Current carrying capability at 30 °C	0.50 amp/pin De-rated	Electrical Requirements shall meet PS-003A-
temperature rise per contact		01 JEDEC specification

Power and Ground Requirements	Pin Count	Description	Maximum
			Current/Power
VDD_12V_STBY	1	+12V main or +12v aux	0.5amps/6watts
VDD3_3V_STBY	5	+3.3V main or +3.3 aux	2.5amps/8.25watts
GND	38	Ground Return	

Signal Requirements	Description	Notes	Typical
12C	I2C serial data (SDA) and serial clock (SCL) signals.	Pullups should be placed on System Board.	3.3V
RGB			
TACH	Fan Tachometer Controller	Tachometer Input	3.3V
PWM	Pulse Width Modulation	Output	3.3V, 8mA drive strength
RGMII	Reduced Gigabit Media Independent Interface	If lower voltages are desired (ex: 1.8v), the RunBMC daughterboard must translate to 3.3V. VDD_RGMII_REF can be used as a reference voltage to translate.	3.3V or 1.8V, i.e. VDD_RGMII_REF
ADC	Analog to Digital Converter	Inputs are reference to 1.8v (ADC0-15)	1.8V
ESPI or LPC	Enhanced Serial Peripheral Interface Bus or Low Pin Count Interface	Voltage is selectable by VDD_LPC3V3_ESPI1V8 voltage pin.	3.3V or 1.8V
VDD_RGMII_REF	Voltage reference output	For scenarios where BMC's have different RGMII voltage IO requirements. This signal can be referenced on the MB for 1v8 or 3v3 I/O references. See figure 6.1 for an example.	Up to designer.




Figure 6-1

Figure 6-1 is an example of VDD_RGMII_REF driving a voltage reference pin in the case where the BMC vendor has specific RGMII voltage requirements. For example, 1v8 HSTL vs 3v3 TTL.

6.2 Timing Requirements

Below are general recommendations for motherboard designer to consider.

Skew Requirements	Requirement	Notes
PCIe	Trace length < 17". Intra pair skew less than 3mil	Condition based on middle loss material for PCB design
USB	Trace length < 17". Intra pair skew less than 2mil	Condition based on middle loss material for PCB design
1GbT	Intra pair skew less than 2mil	Length follow PHY controller requirement with 0.5" length reduction.
RGMII	Group signal (TX and RX) skew less than 50mil	
VGA	Group signal (TX and RX) skew less than 30mil	
RMII/NC-SI	Group signal (TX and RX) skew less than 200mil	
LPC	Group signal skew less than 250mil	
SPI	Group signal (TX and RX) skew less than 100mil	

7. Mechanical

7.1 Form Factor

The BMC module shall conform to the 260 Pin DDR4 SODIMM, .50mm Pitch DIMM Registration form factor, defined by MO-310C, with the exception of the height and component height keepout requirements. The module has a 260 pin edge connector. Refer to JEDEC spec for dimensions and tolerances. The following heights are supported per below table.




Figure 7-1


Figure 7-1 outlines the SO-DIMM DDR4 JEDEC registration. RunBMC will follow this registration, with the exceptions to the "A" height. The below table shows the permissible A heights.

Card Types	"A" height denoted in Figure 7-1
Standard	32mm
Large	50mm

7.2 Component Height Keep-out Requirements

Reference boards should have major components on the top side of the PCB, referenced by E1 in Figure 7-3 below. Smaller components with low height can be placed on the bottom, E2.

When placed in a right-angle configuration, E1 will face towards the top of the compute or network platform.



Dimension for Figure 7-3	mm	Notes
E1 (top)	5.44mm	Right Angle config.
		This is the top of the
		PCB
PCB thickness	1.2mm	PCB material
		thickness
E2 (bottom)	1.6mm	Right Angle config.
		This is the bottom of
		the PCB

Figure 7-2 BMC Thickness

The below figure demonstrates a right angle SO-DIMM connector of 8mm height.




Figure 7-3

7.3 RU/OU Mounting Options

- System Height = 10U/1RU:
 - o Standard vertical card supported.
 - o Right-angle for Standard or Large supported.
- System Height > 10U/1RU:
 - o Standard and Large supported in vertical or right-angle.

7.4 Mating Connector

The BMC mating connector shall conform to the DDR4 Small Outline Dual Inline Memory Module (SODIMM), 260 pin, 0.50 mm pitch Socket Outline, defined by SO-018D.

A conforming vertical connector, Amphenol G634B2610X22HR, or equivalent can be mounted on the motherboard or network device, to mate with the BMC module edge connector. Right Angle or Angled connectors are permissible if conformant to SO-18D specification.

8. Thermal

The BMC mezzanine card can be located in any position of the server or network motherboard. The worst-case environmental conditions should be simulated by system designer. The thermal solution, component selections, and system design should consider for these conditions. Below is the thermal boundary condition table:

Hot Aisle Air Temperature Boundary Conditions	Low	Typical	High	Max	
Local Intel Air Temperature	5°C(system Inlet)	55°C	60°C	65°C	
Hot Aisle Airflow Boundary Conditions	Low	Typical	High	Max	
Local Inlet Air Velocity	100LFM	200LFM	350LFM	System Dependent	
Cold Aisle Air Temperature Boundary Conditions	Low	Typical	High	Max	
Local Intel Air Temperature	5°C	25°-35°C ASHRAE A1/A2	40°C ASHRAE A3	45°C ASHRAE A4	
Cold Aisle Airflow Boundary Conditions	Low	Typical	High	Max	
Local Intel Air Velocity	100LFM	150LFM	250LFM	System Dependent	

9. FRU Requirements

It is recommended to use a minimum size of 2kB for EEPROM.

FRU Requirements	Description	Location	I2C BUS	I2C address
I2C Identification EEPROM. Identification field	EEPROM used for FRU data, system	RunBMC	13	0XA2, 8bit
can be programmed in "M/B Custom Field 1"	purposes, identification. Motherboard			
	designers should allow access for the HOST			
	SMBus to access identification FRU on I2C			
	BUS 13.			
I2C Personality EEPROM	EEPROM used by SOC to define personality	System Board	4	0xA0, 8bit
	of system			

Please reference IPMI V2.0 Spec, Table 11-1 Board Info Area, for EEPROM identification field.

10. Platform Guidelines

- BMC programmers should be advised to create a software abstraction layer. This layer will help map the RunBMC connector pinout to SOC pins specific to the vendor module.
- VDD_RGMII_REF is intended to be used as a reference voltage, which is provided by the RunBMC module.
 - Scenario 1: RGMII from vendorA expects 1.8v and vendorB expects 3.3v. Some PHYs allows you to set different voltages based on an IO voltage reference.
- VDD_LPC3V3_ESPI1V8 is an input to the LPC or ESPI function. LPC expects 3.3v on this signal and ESPI expects 1.8v.

11. References

- Registration 260 Pin DDR4 SODIMM, 0.50 mm Pitch. DIMM; M0-310C, Item No. 11-14-164
- Registration DDR4 Small Outline Dual Inline Memory Module (SODIMM), 260 pin, 0.50 mm pitch Socket Outline; SO-018D, Item No. 14-180
- NXP Semiconductors. I^2 C-bus specification and user manual. NXP Semiconductors, Rev 6, April 4th, 2014.
- EEPROM identification field, IPMI V2.0 SPEC, Table 11-1 Board Info Area