
13 I2C, WATCHDOG RST HEADER 01 INDEX 14 IO EXPS, POWER METER 02 BLANK 15 TSENSOR, EEPROM, I2C EXP **03 EDGE CONNECTOR** 16 I2C, IO EXP CONNECTOR 04 CONNECTOR - 1 **17 SPI** 05 CONNECTOR - 2 18 RESET CIRCUIT, ADC HEADERS 06 CONNECTOR - 3 19 TACH, PWM 07 JTAG,PWM,LPC,GPIO,PECI,LPC 20 MUX/ DEMUX SWITCHES, FT232, USB CONN **08 USB** 21 MUX/ DEMUX SWITCHES, FT232, USB CONN 09 UART CONSOLE **22 POWER 5V** 10 PHY BCM5221 **23 POWER 3.3V** 11 ETHERNET CONNECTOR

12 VGA DB15 CONNECTOR


24 VDD_5V POWER SWITCH


25 REVISION HISTORY




THIS PAGE WAS INTENTIONALLY LEFT BLANK









BOM Note: Changed J1501 TO G634B2610422HR





THIS PAGE WAS INTENTIONALLY LEFT BLANK








THIS PAGE WAS INTENTIONALLY LEFT BLANK












USB PORT-2/ MICRO USB











MAX 3232 -1 VODS 3V STBY VODS 4V STBY VODS 5V STBY VODS 4V STBY VOD


UART CONSOLE -1




MAX 3232 -2



UART CONSOLE -2



UART HEADER







UART CONSOLE


RESET CIRCUIT VDD3_3V_STBY VDD3_3V_STBY BOM Note: VDD3_3V_STBY Changed U1001 from BCM5221KPB to BCM5221A4KPTGT, changed the package from FBGA to TQFP 0.1uF,16V MACPHY AVDD [4,7,18] BMC RESET# →>>>BCM5221 RST N [10] C1008 0.1uF,16V VDD3_3V_STBY Place near pin H1 VDD3_3V_STBY MACPHY_DVDD [4,10] GPIO69 C1013 C1014 0.1uF,16V 0.1uF,16V RXC RXD0 RXD1 RXD2 RXD3 RX_DV RX_ER CRS/ CRS DV VDD3 3V STBY VDD3_3V_STBY 10 PHYAD0/ FDX_LED_N 12 PHYAD1/ COL_LED_N 13 PHYAD2/ ACT_LED_N 14 PHYAD3/ PAUSE PHYAD4 COL FDX PHY ADDRESS: AD4,AD3,AD2,AD1,AD0 = 111111 [10] BCM5221_RST_N >>----RESET_N REF_CLK F100/TCK VDD3_3V_STBY RDAC ENERGY_DET LOW_PWR MII_EN TESTEN 15 XD_N 21 XSD_P ANEN/TRST_N 38 X R1014 > 4.7K,1% R1033 0.5% R1016 > 4.7K,1% > DEPOP 4 4 2 8 8 8 k b CLOCK CIRCUIT NOTE: Place thiss clock circuit close to PHY BCM5221 vcc VDD3_3V_STBY 74LVC2G14 OSC1001 VDD OUT OE GND If trace length smaller than 10 inches, it could use internal 50MHz output. For longer trace length, use external OSC and Dropbox BOM NOTE: balance the clock trace length to both targets within 4 inches difference Changed OSC1001 from CWX823-050.0M to HELE SSW050000I3CHE-STR5 for material **PHY** shortage issue Thursday, September 19, 2019


RMII RJ45 ETHERNET JACK



RGMI RJ45 ETHERNET JACK













NOTE: Add sikscreen designators for J1301,1302,1303 (I2C1, I2C2, I2C3)













PULLUP FOR I2C SIGNALS





WDRST






ı		
ı	I2C HEADER,	WDRST
ı	12C HEADER,	MUIND









POWER METER, IO EXP






TEMP SENSOR




EEPROM







16 BIT I/O EXPANDER



8 BIT I/O EXPANDER




I2C EXPANDER




Size C Document Number Rev. Date: Thankley, September 19, 2019 Sheet 16 of 25

I2C, IO EXP


| (4.13.19 | DC129CL GPI0100 | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4.17) | (4




SPI_SYS FLASH SOCKET




TPM BASED I2C












BMC RESET




ADC









BMC RESET, ADC






FT232R

CONSOLE UART5




MICRO USB CONNECTOR






MUX/ DEMUX SWITCHES, FT232, USB CONN




FT232R

UART2




MICRO USB CONNECTOR






MUX/ DEMUX SWITCHES, FT232, USB CONN




P3V3 VR Design Requirement		
VIN	12V	
VOUT	3.3V	
DC Tolerance	+/-2%	
Ripple Tolerance	+/-2.5%	
Total Tolerance	+/-4.5%	
IccTDC	4A	
IccPeak	4A	
Icc Step	2A	
Slew Rate	1A/us	


PS 3.3V












VDD_12V as a enable control

VDD_12V=0, PMOS: on ; NMOS: off
VDD_12V=1, PMOS: off ; NMOS: on



5V POWER SWITCH

REVISION HISTORY

Revision History - DVT @2019/1/17 1. De-pop R1210/R1207/R1209, Place 150 Ohm termination on HS2500 module for DACG, DACR, and DACB signals 2. For solving PU1 OCP issue, add VDD_5V PS SWITCH, page 24 3. add a 3-pins header (J2010) for I2C13 4. remove J2003 5. add a test point on VDD RGMII REF @2019/2/22 1. replace a MiniSASHD connector with the PCIe Edge connector @2019/5/10 1. change the net name from KLUDGE GPIO63 to CPU RST# 1. change J1201 VGA connecter to female connector @2019/8/24 1. Page 11: Change text "From HS2500" to "From RunBMC Module" 2. Page 12: Change text "are placed on HS2500" to "are placed on RunBMC Module" 3. Change "MAX3232 RXD5" to: "MAX3232 CONSOLE RXD"
4. Change "MAX3232 TXD5" to "MAX3232 CONSOLE TXD"
5. Change "MAX UART5 TX" to "MAX_CONSOLE_TX" Change "MAX_UART5_RX" to "MAX_CONSOLE_RX" 7. Change "UART5 TX" to "CONSOLE TX" 8. Change "UART5 RX" to "CONSOLE RX" 8. Change "FT232R RXD5" to "FCONSOLE RXD"

10. Change "FT232R RXD5" to "FT232R CONSOLE RXD"

11. Change "FT232R TXD5" to "FT232R CONSOLE TXD"

12. Change "UART5 USB DN" to "CONSOLE USB DN"

13. Change "UART5 USB N" to "CONSOLE USB DP"

14. Change "UART5 USB P" to "CONSOLE USB N"

14. Change "UART5 USB P" to "CONSOLE USB P" 15. Change "CHASSIS USB UART5" to "CHASSIS USB CONSOLE" 1. Page 1: change PCIE to "Edge Connecter" instead of "MinisAS HD Connector" @2019/8/27 1. GPIO pin number change to match pinout v1.4 @2019/9/10 1. Correct the pin name for J1501A.59/J1501A.61 @2019/09/16 1. Remove Power Topology Diagram on Page 2 and leave it blank @2019/09/19 1. Change PCIe Edge Connector to x4 instead of x16

