

<u>DATE</u> : 08/11/2018

<u>TITLE</u>: Common Emitter Amplifier

### **OBJECTIVE**

- 1. To understand the concept of the DC load line and AC load line.
- 2. To understand the operation of the common emitter amplifier.
- 3. To understand the effect of DC blocking capacitors.

#### **APPARATUS**

BC109-NPN Transistor

Power Supply

Oscilloscope

Signal Generator

Milliammeter and Voltmeter

Potentiometer

Resistors  $10k\Omega$ ,  $1.2k\Omega$ 

Capacitors 0.1pF

#### PRE-CALCULATIONS

1. Select your operating point as VcE = 6V and Ic = 5mA for the circuit shown in Figure 5. Then calculate the value of Rc (Select a suitable resistor value for Rc from El 2 series).


Using KVL,

Vcc = VcE + Ic \* Rc

Rc = (Vcc - VcE) / IcRc = (12 - 6) / 0.005

Rc = 1200 $Rc = 1.2 k\Omega$  2. Obtain an expression for Ic - VcE relation and draw the DC load line.

$$\begin{split} V_{CC} &= I_C R_C + V_{CE} \\ I_C &= -\frac{V_{CE}}{R_C} + \frac{V_{CC}}{R_C} \end{split}$$



rigule 1. DC Load Lille

3. Draw the AC equivalent circuit for the amplifier circuit with the load connected as shown in Figure 2. (No need to draw the small signal model of the transistor)




Figure 2: AC equivalent circuit for the common emitter amplifier

4. Obtain an expression for ic - Vce relation for the amplifier (small signal relation). Then draw the AC load line (You should draw DC and AC load lines on the same graph). Also, indicate the gradients of the two load lines.

Using KVL,

$$\begin{array}{ll} I_{\text{C}} \ x \ \text{Req} + V_{\text{Ce}} & = \ 0 & ; \ \text{Req} = \left( \text{Rc} \ x \ \text{RL} \right) / \left( \text{Rc} + \text{RL} \right) \\ I_{\text{C}} \ x \ \text{Req} & = \ - V_{\text{Ce}} \\ I_{\text{C}} & = \ - \left( 1 / \text{REQ} \right) V_{\text{Ce}} \end{array}$$




Figure 3: AC and DC load lines

-1/Rc = -1 / 1.2 k
$$\Omega$$
  
= -0.833  $k\Omega^{-1}$  (Gradient of the DC load line)  
Req = (Rc x RL) / (Rc + RL)  
= (1.2k $\Omega$  x 10 k $\Omega$ ) / (1.2k $\Omega$  + 10k $\Omega$ )  
= 1.071 x 1000  
-1/REQ = -0.933  $k\Omega^{-1}$  (Gradient of the AC load line)

#### **BRIEF PROCEDURE**




Figure 4: Circuit Diagram

First, the circuit diagram was connected as shown in Figure 4 (Without RL). We used BC109 NPN Transistor as Q1. After power on, VcE was set to 6V by adjusting the POT1. Next, a sinusoidal input signal of 1 kHz was applied using the Signal Generator.

Next, the amplitude of the input signal was increased from the Signal Generator until the output voltage V<sub>out</sub> shown its maximum undistorted sinusoidal waveform from the Oscilloscope. Then the positive and negative peak voltages were observed and recorded with and without C<sub>2</sub> Capacitor.

Next, the load resistor, R<sub>L</sub> (10 kOhm) was connected to the circuit. Oscilloscope indicated a distorted signal, therefore the amplitude of the input signal was reduced. Input and Output voltages were obtained and the Loaded Small Signal Voltage Gain was calculated from the observed values.

Then the operating point of the transistor was changed until VCE = 2V by adjusting the POT1. The distorted sinusoidal signal was recorded with C2 and without RL. Again, the operating point was changed to VCE = 10V by adjusting the POT1 and the distorted sinusoidal signal was observed.

# **OBSERVATIONS**

## Step 4




Figure 5: Intput Signal




Figure 6: Output Signal without C2




Figure 7: Output Signal with C2

## Step 5




Figure 8: Output Signal without C2




Figure 9: Output Signal with C2

Loaded Small Signal Voltage Gain = 7.3 V / 1.4 V = 5.21

VCE = 2V




Figure 11: Output Signal with C2, without RL

Now Q-point is in below the mid-range of the DC load line and therefore the lower parts of the amplified signal will meet transistor's cut-off region. Due to cut-off state of the transistor, no voltage change happens to  $V_{\text{Out}} = V_{\text{CE}}$  in that time period.

#### <u>Step 7</u> Vce = 10V




Figure 12: Output Signal with C2, without RL

Now Q-point is in above the mid-range of the DC load line and therefore the upper parts of the amplified signal will meet transistor's saturated region. Due to saturation state of the transistor, no voltage change happens to  $V_{\text{Out}} = V_{\text{CE}}$  in that time period.

#### **CALCULATIONS**

1. Calculate the theoretical small signal voltage gain of the amplifier and compare it with the observed results.




Figure 13: AC Equivalent model of the common emitter transistor amplifier

```
\begin{array}{lll} h_{fe} & = 240 & (Group \ B, \ min) \\ h_{ie} & = 3.2 \ k\Omega & (Group \ B, \ min) \\ h_{re} & = - \\ h_{oe} & = 60 \ x \ 10\text{-}6 \ \Omega & (Group \ B, \ max) \\ \end{array}
```

Both hre and 1/hoe have very small values, then we can neglect them in the calculation.

#### With Load Resistor RL

```
Vin
         = iB \times (RB + hie)
Vout
         = - (RL // Rc) \times ic
         = - (RE) x hfe x ib
                                           ; RE
                                                        = RL // Rc
         = RL // Rc
RE
         = (10 k\Omega \times 1.2 k\Omega) / (10 k\Omega + 1.2 k\Omega)
         = 1.071 \ k\Omega
         = Vout / Vin
Αv
         = - (RE \times hfe \times ib) / (ib \times (RB + hie))
         = - (RE \times hfe) / (RB + hie)
         = -(1.071 \times 240) / (3.2 + 10)
         = - 19.473
Gain = |Av|
         = 19.473
```

#### Without Load Resistor RL

```
Vin = iB x (RB + hie)

Vout = - Rc x ic
= - Rc x hfe x ib

Av = Vout / Vin
= - (Rc x hfe x ib) / (ib x (RB + hie))
= - (Rc x hfe) / (RB + hie)
= - (1.2 x 240) / (3.2 + 10)
= - 21.818

Gain = | Av |
= 21.818
```

Gain	Theoretical Value	Practical Value
With Load of 10kΩ	19.5	5.21
Without Load	21.8	5.43

Here we can see a significant difference between theoretical values and practical values. Possible reasons for this difference are neglecting the values of hre, 1/hoe and neglecting the effect of the coupling capacitors.

# 2. Select the operating point such that VcE = 6V and calculate the value $^{\beta}$ $_{dc}$ (hFE) at the Q-point

At the Q-point,

$$\begin{array}{ll} I_{C} &= 4.2 \text{ mA} \\ I_{D} &= (V_{BB} - V_{BE}) \, / \, R_{B} \\ &= (3.8 - 0.65) \, / \, 10 \, \, k\Omega \\ &= 0.315 \, \, \text{mA} \\ \\ h_{FE} &= I_{C} \, / \, I_{D} \\ &= 4.2 \, \, \text{mA} \, / \, 0.315 \, \, \text{mA} \\ &= 13.33 \end{array}$$

#### 3. The h parameters are given by,

$$\beta \left( \ h_{FE} \right) \ = \left( \frac{\Delta \ I_C}{\Delta \ I_B} \right)_{V_{CE} \ = \ constant} \qquad h_{ie} \ = \left( \frac{\Delta \ V_{BE}}{\Delta \ I_B} \right)_{V_{CE} \ = \ constant}$$

For the operating point selected above, compute the value of h-parameters

= 4.2 mA / 0.315 mA

= 13.33

$$hie = V_{BE} / I_{B}$$

= 0.65 x 1000 / 0.315

=  $2.064 \text{ k}\Omega$ 

#### **DISCUSSIONS**

1. What is the purpose of using capacitors at the input and the output? Should you change the capacitance value when your input signal's frequency ranges changes?

When we giving an AC signal into an amplifier, we should need to keep the operating point (Q-point) in the mid-range of the DC load line. Therefore we need to remove the DC part of the input signal and that is the reason that we are using the coupling capacitors at the input.

To maintain the maximum undistorted gain of the amplifier, we are fixing the Q-point at the mid-range of the DC load line, but we don't need that DC voltage as an amplified output signal. Therefore we are using a coupling capacitor at the output to filter out the DC part of the output signal.

Capacitors have big reactance at lower frequencies and they need much larger capacitance values to allow these lower-frequency signals to pass through. Therefore we should change the capacitance value when we changing the input signal frequency.

2. What is the difference between small signal amplifiers and large signal amplifiers? What are their applications?

Small signal model is used for amplifying a very small amplitude voltage signal. This model not affecting the Q-point and it linearizing all the components. Usually using as pre-amplifiers.

Large signal model is used for amplifying signals with large amplitudes. Therefore it affects the Q-point and makes the components non-linear. This model is used for power amplifiers, which are designed to give high current output.

3. What is the effect of adding an emitter resistance (with a capacitor parallel to the resistor) to the circuit? What would happen if you remove the series capacitor?

The purpose of the emitter resistor is to stabilize the bias of the amplifier. In a usual common emitter amplifier circuit,  $V_B$  is obtaining from a voltage divider circuit. But if  $V_{CC}$  is increased,  $V_B$  also increase proportionally. That affects to  $I_B$  and then for the Q-point.

But if we added a resistor between the base and the emitter of the transistor, and if Vcc is increased, Ve is given by Ve = Ve + Ve. Here Ve is fixed using a voltage divider and Ve also increasing. That force to reduce Ve and then Ie is reducing to keep the collector current from increasing. Otherwise, we can say the emitter resistance acts as a negative feedback to control the transistors base bias.

But the emitter resistance acts as a feedback resistor, and reduce the amplifiers gain due to fluctuations in the emitter current IE owing to the AC input signal. But adding a capacitor between ground and the emitter can solve this problem. For AC signal, capacitor short-circuits the resistor and allow the maximum gain for AC signals. Therefore this capacitor is also called as Bypass Capacitor. If the capacitor is removed, the gain of the amplifier will be reduced.

4. What is the effect of adding a load resistance (with a capacitor in series to the resistor) to the circuit? What would happen if you remove the series capacitor?

Since  $V_{out}$  is given by the equation,  $V_O = (R_C // R_L) \times I_C$ , (In AC model) by adding the load resistance will cause to reduce the gain of the amplifier. The capacitor in series to Load Resistor will blocks the DC signal flows through the  $R_L$ , but allows to pass AC signals through the Load Resistor.

Therefore if we removed the series capacitor, it allows reducing the gain of the amplifier and also will shift the output AC signal from some amount of DC value.

5. What is the advantage of common emitter configuration when compared with common collector and common base configuration? Explain the reasons.

S.No	Particulars				
		C.B	CE	C.C	
1,	Current Gain	Nearly Unity	High	Very High	
2.	Voltage Gain	High	Very High	Nearly Unity	
3.	Power Gain	High	High	Low	
4	Input Impedance	Low	High	Very High	
5.	Output Impedance	Very High	High	Low	
Ď.	Phase Reversal	No	Yes	No	

By comparing all three types of transistor amplifiers, common collector arrangement has the highest Input Impedance. The common base arrangement has the highest output impedance. But considering both, the common emitter arrangement has moderate values. By considering the voltage and current gains, common emitter arrangement has the highest voltage gain and the current gain comparing to the other two arrangements. Thus, we can say the common emitter arrangement is the best choice for a general purpose amplifier.

### <u>REFERENCES</u>

- https://alan.ece.gatech.edu/ECE3040/Lectures/Lecture20-BJT%20Small%20Sign al%20Model.pdf (2018/12/03 7.30 PM)
- https://fourier.eng.hmc.edu/e84/lectures/ch4/node7.html (2018/12/03 7.50 PM)
   https://inst.eecs.berkeley.edu/~ee105/fa14/lectures/Lecture12-Small%20Signal%
   20Model-BJT.pdf (2018/12/03 7.30 PM)
- https://wiki.analog.com/university/courses/electronics/text/chapter-9 (2018/12/02 9.30 PM)
- https://www.electronics-tutorials.ws/amplifier/emitter-resistance.html (2018/12/05 10.30 AM)
- https://www.fecegypt.com/uploads/dataSheet/1471183143\_bc109.pdf (2018/12/02 9.30 PM)
- https://www.learningaboutelectronics.com/Articles/What-is-a-coupling-capacitor (2018/12/05 10.00 AM)