


4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

The SN54/74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines (IE₁, IE₂). A HIGH on either Output Enable line (OE₁, OE₂) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable (OE₁, OE₂) or the Input Enable (IE₁, IE₂) lines.

- Fully Edge-Triggered
- 3-State Outputs
- Gated Input and Output Enables
- Input Clamp Diodes Limit High-Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES

LOADING (Note a)

		HIGH	LOW
<u>D</u> 0-D3	Data Inputs	0.5 U.L.	0.25 U.L.
$\overline{1E_1} - \overline{1E_2}$	Input Enable (Active LOW)	0.5 U.L.	0.25 U.L.
OE_1-OE_2	Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
CP	Clock Pulse (Active HIGH Going Edge)	0.5 U.L.	0.25 U.L.
	Input		
MR	Master Reset Input (Active HIGH)	0.5 U.L.	0.25 U.L.
Q_0-Q_3	Outputs (Note b)	65 (25) U.L.	15 (7.5) U.L.


NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS173A

4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY





SN54/74LS173A

LOGIC DIAGRAM



V_{CC} = PIN 16 GND = PIN 8

= PIN NUMBERS

TRUTH TABLE

MR	СР	ĪE ₁	IE ₂	D _n	Qn
Н	х	х	Х	х	L
L	L	Х	х	Х	Q_n
L		Н	Х	х	Qn
L	_	Х	Н	Х	Qn
L	7	L	L	L	L
L	_	L	L	Н	Н

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

When either OE_1 , or OE_2 are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
l _{OL}	Output Current — Low	54 74			12 24	mA

SN54/74LS173A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\/	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for		
V _{IL}	Input LOVV Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	: –18 mA	
Vari	Output HIGH Voltage	54	2.4	3.4		V	VCC = MIN, IOH = MAX, VIN = VIH		
VOH	Output HIGH Voltage		2.4	3.1		V	or V _{IL} per Truth Table		
Val	V _{OL} Output LOW Voltage			0.25	0.4	V		V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL				0.35	0.5	٧	I _{OL} = 24 mA	per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_O$	= 2.7 V	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_O$	= 0.4 V	
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
liH					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
los	Short Circuit Current (Note 1)		-30		-130	mA	V _{CC} = MAX		
Icc	Power Supply Current	·			30	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS $(T_A = 25^{\circ}C)$


			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Input Clock Frequency	30	50		MHz	
^t PLH ^t PHL	Propagation Delay, Clock to Output		17 22	25 30	ns	V _{CC} = 5.0 V C _L = 45 pF,
^t PHL	Propagation Delay, MR to Output		26	35	ns	$R_L = 667 \Omega$
^t PZH ^t PZL	Output Enable Time		15 18	23 27	ns	
t _{PLZ}	Output Disable Time		11 11	17 17	ns	$C_L = 5.0 \text{ pF},$ $R_L = 667 \Omega$

AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	Clock or MR Pulse Width	20			ns	
t _S	Data Enable Setup Time	35			ns	
t _S	Data Setup Time	17			ns	$V_{CC} = 5.0 V$
th	Hold Time, Any Input	0			ns	
t _{rec}	Recovery Time	10			ns	

SN54/74LS173A

AC WAVEFORMS







Figure 2








Figure 4

AC LOAD CIRCUIT




Figure 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
t _{PZL}	Closed	Open
t _{PLZ}	Closed	Closed
^t PHZ	Closed	Closed