



Department of Electronic and Telecommunication Engineering

Faculty of Engineering

University of Moratuwa, Sri Lanka

EN3030 Circuits and Systems Design

REPORT ON PROCESSOR DESIGN FOR IMAGE DOWN-SAMPLING

P.M.N.S. Bandara - 180066F

S.S. Hettiarachchi - 180237G

W.M.H.M. Wasala - 180675V

This is submitted as a partial fulfillment for the module

EN3030: Circuits and System Design

July 10, 2022

List of Figures

1.1	Generic Processor Diagram with crucial blocks and their inter-connections	1
1.2	Distortions presented by aliasing effect	3
2.1	The developed algorithm for the custom processor for down-sampling an image	6
3.1	Data path	10
3.2	Micro-instructions and the control signals	16
3.3	State machine	17
4.1	16-bit register	22
4.2	Address Register	23
4.3	Program Counter	24
4.4	Instruction Register	24
4.5	Register Multiplexer	25
4.6	Clock Divider	25
4.7	Arithmetic and Logic unit	26
4.8	Control Unit	27
4.9	Bits of write enable signal	28
4.10	Bits of increment enable signal	28
4.11	Processor	29
4.12	DATA RAM	30
4.13	Instruction ROM	30
4.14	UART Transmitter	31

4.15	UART Receiver	31
4.16	UART	32
4.17	DATA RAM Input select	33
4.18	DATA RAM Output select	33
4.19	RTL view of TOP module	35
4.20	RTL view of Processor	36
5.1	ISA Simulation based on MATLAB implementation	37
5.2	Simulation results for SUB	38
5.3	Simulation results for SUB and LSHIFT1	39
5.4	ModelSim-based processor simulation results for addition: Here, 6 and 5 are set as input and the correct output 11 is obtained through the processor (i.e. ALU)	40
5.5	ModelSim-based processor simulation results for addition: Here, 2 and 4 are set as input and the correct output 0 is obtained through the processor	40
6.1	Visual results from the developed custom processor	41
6.2	Error analysis between the output image from custom simulated processor vs the MATLAB <i>imresize</i> function results - MATLAB implementation. The SSD error between the simulated processor and the algorithm is observed to be zero.	42

Contents

1	Introduction	1
1.1	Problem Statement	2
1.2	Addressing the problem	2
1.2.1	Storing the input data in the memory	2
1.2.2	Filtering and down sampling the image	2
1.2.3	Storing the input data in the memory	3
1.2.4	Implemented Approach	3
2	Algorithm Development	4
2.1	Introduction to algorithm development	4
2.1.1	Filtering algorithm	4
2.1.2	Down-sampling algorithm	5
2.2	Integrated Algorithm in a Pseudo Code	6
3	Instruction Set Architecture	8
3.1	Requirements for the Instruction Set Architecture	8
3.2	General Architecture	9
3.3	Set of Instructions	9
3.4	Instruction Cycle	9
3.4.1	Fetch	11
3.4.2	Decode	12
3.4.3	Execute	12

3.5	Assembly code	15
4	RTL Modules	22
4.1	16-bit register with increment	22
4.2	Address Register	23
4.3	Program Counter	23
4.4	Instruction Register	24
4.5	Register Multiplexer	25
4.6	Clock Divider	25
4.7	Arithmetic and Logic unit	26
4.8	Control Unit	27
4.9	Processor	28
4.10	DATA RAM	29
4.11	Instruction ROM	30
4.12	UART Transmitter	30
4.13	UART Receiver	31
4.14	UART	32
4.15	DATA RAM Input select	33
4.16	DATA RAM Output select	33
4.17	TOP module	34
5	Principles of Operation and Simulation-based Testings	37
5.1	Simulation of Instruction Set Architecture	37
5.2	Simulation of Processor	37
5.2.1	Simulation of the ALU	38
5.2.2	Processor simulation using ModelSim	39
6	Results Verification Procedure	41

6.1	Results Verification	41
6.2	Error Analysis	41
7	Discussion, Acknowledgements and Bibliography	43
8	Appendix	44
8.1	MATLAB Codes	44
8.1.1	Intruccion Set Architecture Simulator	44
8.1.2	Algorithm	49
8.1.3	Communication, Results & Error	49
8.2	Verilog Code	51
8.2.1	ALU	51
8.2.2	AR	52
8.2.3	Clock Divider	52
8.2.4	Control Unit	53
8.2.5	Data RAM	58
8.2.6	Data RAM in select	58
8.2.7	Data RAM out select	59
8.2.8	Instruction ROM	59
8.2.9	IR	61
8.2.10	PC	62
8.2.11	Processor	62
8.2.12	16 bit Register	64
8.2.13	Register Mux	65
8.2.14	Top Module	65
8.2.15	UART Rx	66
8.2.16	UART Tx	68
8.2.17	UART	70

8.3	Test-bench codes	72
8.3.1	ALU_tb	72
8.3.2	AR_tb	72
8.3.3	Clock_Divider_tb	73
8.3.4	Control_Unit_tb	73
8.3.5	DRAM_in_select_tb	74
8.3.6	DRAM_out_select_tb	74
8.3.7	DRAM_tb	75
8.3.8	Instruction_Rom_tb	75
8.3.9	IR_tb	75
8.3.10	PC_tb	76
8.3.11	Processor_tb	76
8.3.12	16_bit_register_tb	77
8.3.13	Register_Mux_tb	77
8.3.14	Top_Module_tb	78
8.3.15	UART_tb	79

Chapter 1

Introduction

Many of complex electronic devices contain a central processing unit (CPU) like computers have. All the functions specified in the instructions such as arithmetic, logical, control and input/output operations are performed in this CPU. CPU can be divided two parts as Processing unit and Control Unit. All of the functionalities of the program are implemented by the central processing unit according to the defined instructions. Central processing unit is consisting with several microprocessors and they are capable of implementing functions. During the function implementations, microprocessors stored intermediate data in registers. As mentioned previously, microprocessors are extremely important for modern world applications. Electronic devices such as mobile phones, televisions and other smart devices contain microprocessors and there is value creating opportunity due to processor performance. High performed and fast microprocessors are high in price. Therefore, for modern technology devices has given a high priority for processors.




Figure 1.1: Generic Processor Diagram with crucial blocks and their inter-connections

1.1 Problem Statement

The main objective of this project is designing a custom microprocessor to down-sample an image of $m \times m$ pixels which is given as an input by a factor of n and displaying the output after down-sampling. (Due to resource limitations and COVID-19 situation proposed project has been limited to ISA designing and Vivado-based implementation.)

Therefore, it is concluded to specify the following parameters for the implementation.

- The input image size: (256×256)
- The input image type: Gray-scale
- The down-sampling factor: 2

1.2 Addressing the problem

For approaching the solution we can divide the whole process to several parts such as input data storing in the memory, filtering the image, downsampling the image and displaying the downsampled image.

1.2.1 Storing the input data in the memory

For the communication procedure, serial communication can be used to feed the input image to the FPGA board from the computer. For that UART receiver is implemented using Verilog hardware description language to receive one byte at a time. Since 8-bit images are used to down-sample, UART receiver can receive a one pixel value at a time. Since 256×256 pixel images are used, 65536 pixel values should be stored in the memory. For storing the $m \times m$ pixel values DRAM should be implemented along with the UART receiver.

1.2.2 Filtering and down sampling the image

Even though it could be simply possible to down-sample the input image by 2, through selecting or manipulating a pixel value from a square of 4 pixels from the input image, the output down-sampled image through this method does not preserve the satisfactory details of the original image, thus, introduce *aliasing*. Therefore, in order to reduce the effect from aliasing, it is needed to low-pass filter the image first to filter the high frequency components, and then pass the image for down-sampling.

This detailed procedure for the whole procedure will be discussed under the algorithm development chapter.




Figure 1.2: Distortions presented by aliasing effect

1.2.3 Storing the input data in the memory

In here output image should be send to the computer. Therefore, UART transmitter should be implemented in a FPGA board. (This part is also remained as we cannot use FPGA boards in current situation).

1.2.4 Implemented Approach

We approached to the required design as follows.

1. Designing the algorithm filtering before pixel
2. Simulation of the algorithm using MATLAB
3. Determining the Specifications of the Processor such as number of registers, memory requirements, number of buses etc.
4. Designing the ISA
5. Translating the algorithm into an assembly code using the defined instructions.
6. Testing and Verifying the algorithm
7. Implementation of the modules in Verilog
8. Simulation of the modules using Verilog
9. Final simulation and verification

Chapter 2

Algorithm Development

2.1 Introduction to algorithm development

2.1.1 Filtering algorithm

Even though the down-sampling procedure reduces the number of pixels in an image, it is required to ensure that all the essential information within the original image is preserved in the down-sampled output image as well. However, spurious high-frequency components in the original image introduce undesired aliasing effects in the down-sampled output image and thus, the general practice, in order to reduce the image's high frequency components, is to convolve the original image with a Gaussian function before resampling since the Gaussian function is a low-pass filter. Furthermore, no ringing effects would be present in the filtered output image since Gaussian blurs do not comprise sharp edges.

The one-dimensional (1D) Gaussian function is defined as follows:

$$G(x) = \frac{1}{\sqrt{2\pi\sigma^2}} \times e^{-\frac{x^2}{2\sigma^2}} \quad (2.1)$$

where x is the distance from the defined origin in the defined axis and σ is the standard deviation of the applied Gaussian distribution. This 1D function could be extended to two-dimensions (2D) as a two such Gaussian functions, one in each dimension, thus manipulates:

$$G(x, y) = \frac{1}{\sqrt{2\pi\sigma^2}} \times e^{-\frac{(x+y)^2}{2\sigma^2}} \quad (2.2)$$

where typically x is the distance from the origin on the horizontal axis and y is the distance from the origin on the vertical axis.

The Gaussian function is implemented as a kernel of size 3×3 as presented below, where the location of the center pixel is considered as $(0, 0)$ and the standard deviation of the Gaussian function is 1.

0.0585	0.0965	0.0585
0.0965	0.1592	0.0965
0.0585	0.0965	0.0585

As observed above, the weight of each element in the kernel is inversely proportional to the distance from the center element. However, since floating point arithmetic is not expected to deploy in the proposed processor, an approximation for the Gaussian kernel weights is determined through discretization as below:

1	2	1
2	4	2
1	2	1

Even though the introduced discretization is vital to reduce the computational cost of the filter operations, in contrast, it adds a considerable error in terms of the final output. Further, since the conversion of Gaussian continuous values to discrete values results in the sum of all kernel weights being different than 1, the final output image would be darkened or brightened. This effect could be eradicated by normalizing all kernel weights through dividing them by the sum of all weights, i.e. here by 16.

In the convolution operation, the original image $I(x,y)$ of size $(h \times w)$ is convolved with the Gaussian mask $G(x,y)$ through computing the sum of products along the image and the Gaussian matrix as presented in the following equation.

$$f(x,y) = \sum_{i=0}^{h-1} \sum_{j=0}^{w-1} G(i,j)I(x-i,y-j) \quad (2.3)$$

2.1.2 Down-sampling algorithm

However, since the Gaussian kernel presented above is symmetric in both x and y dimensions, the equation for convolution in 2.3 could be simplified such that the four pixels in a square in the original image are mapped into one pixel in the down-sampled image. In contrast to the generic procedure where the Gaussian kernel is placed on the original image in a manner in which the centre value of the kernel is aligned with the pixel in the image that needs to be filtered. The sum of products with respect to kernel values and the image pixel values are then calculated and eventually, the sum is divided by 16 to normalize the pixel value in the down-sampled image.

Therefore, the symmetry of the Gaussian kernel leads to reduce the computational cost of the down-sampling operation through a lesser number of pixel selection for executing the convolution. The pixels are identified to be essential for generating same results after filtering which are to be put in the down-sampled image.

1. Along a row in the original image, one pixel is skipped after filtering before pixel
2. A complete row is skipped after filtering with the before row

In mathematical terms, this could be introduced as:

$$I_{DS} = I(x|x \bmod 2 = 0; y|y \bmod 2 = 0) \quad (2.4)$$

Thus, after the combination of low-pass filtering and down-sampling into one simplified computation, the following graphical representation in figure 2.1, for 8×8 image, could be introduced as the computational step for the designed processor.




Figure 2.1: The developed algorithm for the custom processor for down-sampling an image

2.2 Integrated Algorithm in a Pseudo Code

Here, we expect to store the processed pixel values in the same memory in which the original image was stored (i.e. $256 \times 256 = 65536$ slots of bytes) through a replacement mechanism. Therefore, the overwriting the same pixel memory locations of the original image is executed with a re-ordering mechanism. Here, the re-ordering mechanism is introduced to facilitate the down-sampled image storing and the replacement is specifically executed by placing the pixels of down-sampled image from 0^{th} index slot in order.

Therefore, the MATLAB-based pseudo code for the finalized algorithm for down-sampling a 256×256 image by a factor of 2 could be introduced as follows:

```
im;
Value=0;
m=1;
for j=2:2:254
    for i=2:2:254
        Value=0;
        K=256*(j-1)+(i-1)+1;
        Value=Value + double(im(K));
        Value=Value + double(im(K+1)*2);
        Value=Value + double(im(K+2));
        Value=Value + double(im(K+2+254)*2);
        Value=Value + double(im(K+2+254+1)*4);
        Value=Value + double(im(K+2+254+2)*2);
        Value=Value + double(im(K+2+254+2+254));
        Value=Value + double(im(K+2+254+2+254+1)*2);
        Value=Value + double(im(K+2+254+2+254+2));
        Value=Value/16;
        im(m) = Value;
        m=m+1;
    end
end
```

Chapter 3

Instruction Set Architecture

3.1 Requirements for the Instruction Set Architecture

In accordance with the pseudo code presented in section 2.2, the following variables are to be remembered where the algorithm is being executed.

1. Row number of the current pixel
2. Column number of the current pixel
3. Kernel position while convolving
4. Convolutional sum while convolving
5. Position of the Data Ram to store the processing pixel

Thus, five general purpose registers are needed to store the above values. In addition, the designed processor is expected to execute the following arithmetic operations, thus, arithmetic and logic unit must support these operations.

1. Addition
2. Subtraction: for conditional statements
3. Passing the same value
4. Multiplication: by 2 & 4
5. Division: by 16
6. Reset
7. Increment
8. Decrement

3.2 General Architecture

The project requires the implementation of a unique processor to down-sample a 256×256 image by a factor of two. Following is the processor's architecture, which was created based on the demands of the task and algorithm.

- Memory
 - Data Memory - The image can be stored in 65536 memory places with an 8 bit width in data memory.
 - Instruction Memory - To hold the instructions, memory has 256 memory addresses that are each 8 bits wide.
- Registers
 - Accumulator (AC) - The AC register, which has direct access to the ALU, is used to read and write data. The AC register has 16 bits.
 - Program Counter (PC) - The address of the next instruction to be executed is stored in the 16-bit PC register.
 - Address Register (AR) - The next bit of data to be fetched or stored in data memory is kept at the address stored in the 16-bit AR register.
 - Instruction Register (IR) - The instruction read from the instruction memory is stored in the 8-bit IR register.
 - R, R1, R2, R3, R4, R5 - Six 16 bit General Purpose Registers (with increment flag)
- ALU - The ALU performs arithmetic and logical processes. In this architecture, the ALU executes 10 operations.
- Control Unit - The control unit decodes the instructions and generates control signals to execute them accordingly.

3.3 Set of Instructions

The table 4.3 presents 33 instructions, in which width of each instruction is 8-bit.

3.4 Instruction Cycle

Instruction cycle is consisted of the following three stages:

- Fetch
- Decode
- Execution




Figure 3.1.0 Data path

Table 3.1: Set of instructions developed for the task

Instruction Code	Operation
NOP	No operation
CLAC	$AC \leftarrow 0$
STAC	$DRAM[AR] \leftarrow AC$
LDAC	$AC \leftarrow DRAM[AR]$
INCAC	$AC \leftarrow AC + 1$
DECAC	$AC \leftarrow AC - 1$
MVACR	$R \leftarrow AC$
MVACR1	$R1 \leftarrow AC$
MVACR2	$R2 \leftarrow AC$
MVACR3	$R3 \leftarrow AC$
MVACR4	$R4 \leftarrow AC$
MVACR5	$R5 \leftarrow AC$
MVACAR	$AR \leftarrow AC$
MOVR	$AC \leftarrow R$
MOVR1	$AC \leftarrow R1$
MOVR2	$AC \leftarrow R2$
MOVR3	$AC \leftarrow R3$
MOVR4	$AC \leftarrow R4$
MOVR5	$AC \leftarrow R5$
INCR1	$R1 \leftarrow R1 + 1$
INCR2	$R2 \leftarrow R2 + 1$
INCR3	$R3 \leftarrow R3 + 1$
INCR4	$R4 \leftarrow R4 + 1$
INCR5	$R5 \leftarrow R5 + 1$
MUL2	$AC \leftarrow AC * 2$
MUL4	$AC \leftarrow AC * 4$
DIV16	$AC \leftarrow AC / 16$
ADD	$AC \leftarrow AC + R$
SUB	$AC \leftarrow AC - R$
JPNZ "M"	If $Z = 0$, GO TO INSTRUCTION M
ADDM "M"	$AC \leftarrow AC + M$
END	$FINISH \leftarrow HIGH$

3.4.1 Fetch

The current address in the PC points to the address of the next instruction which is to be fetched. This instruction is fetched from the instruction ROM to IR such that the end of each FETCH cycle, the value in

PC is incremented by one, thus, representing the next instruction which is to be fetched. Hence, this stage is a two-step state machine.

FETCH1 : $IR \leftarrow IROM[PC]$

FETCH2 : $PC \leftarrow PC + 1$

3.4.2 Decode

Since the processor is expected to differentiate the instructions which are being fetched to invoke the correct execution cycle, the instruction register directs the fetched instruction to the control store such that the output of the control store is the corresponding control signal. Further, if the instruction is only consisted of one state, the next FETCH cycle is initiated.

3.4.3 Execute

NOP No operation is performed within this operation. This is typically utilized when a waiting cycle is needed in order to have a set of processed data available at an end point.

CLAC AC is cleared through assigning zero to it. Here, zero flag is indicated and afterwards, the FETCH cycle is triggered.

CLAC : $AC \leftarrow 0$

STAC The data in AC is loaded to the corresponding memory address which is previously stored in the AR.

STAC : $M[AR] \leftarrow AC$

LDAC In this three-clock cycle long operation, the data in the DRAM is read and loaded to AC with reference to the location pointed by the current address in AR. Afterwards, the next FETCH cycle is commenced.

LDAC1 : *MEMORY READ*

LDAC2 : *MEMORY READ*

LDAC3 : $AC \leftarrow M[AR]$

DECAC This operation is to decrement AC by one and if the value of AC after this operation is zero, then $Z = 0$ flag is issued, otherwise, $Z = 1$ displayed. Afterwards, the next FETCH cycle is commenced.

DECAC : $AC \leftarrow AC - 1; IF (AC == 0) THEN Z = 0 ELSE Z = 1$

MVACX where $X \in \{R1, R2, R3, R4, R5, AR\}$ This crucial operation is to move the value in AC to the specified register as per the naming of the instruction and the next FETCH cycle is commenced after the executed single state instruction which are stated below.

MVACR : $R \leftarrow AC$

MVACR1 : $R1 \leftarrow AC$

MVACR2 : $R2 \leftarrow AC$

MVACR3 : $R3 \leftarrow AC$

MVACR4 : $R4 \leftarrow AC$

MVACR5 : $R5 \leftarrow AC$

MVACAR : $AR \leftarrow AC$

MOVX where $X \in \{R, R1, R2, R3, R4, R5\}$ This operation is to move the value in the specified register to AC as per the identified name of the instruction and the next FETCH cycle is commenced after the executed single state instruction which are stated below.

MOVR : $AC \leftarrow R$

MOVR1 : $AC \leftarrow R1$

MOVR2 : $AC \leftarrow R2$

MOVR3 : $AC \leftarrow R3$

MOVR4 : $ACR4 \leftarrow R4$

MOVR5 : $ACR5 \leftarrow R5$

INCX where $X \in \{R1, R2, R3, R4, R5, AC\}$ This operation is to increment the value in the specified register (i.e. as per the identified name of the instruction) by one and the next FETCH cycle is commenced after the execution of these single state instructions which are stated below.

INCR1 : $R1 \leftarrow R1 + 1$

INCR2 : $R2 \leftarrow R2 + 1$

INCR3 : $R3 \leftarrow R3 + 1$

INCR4 : $R4 \leftarrow R4 + 1$

INCR5 : $R5 \leftarrow R5 + 1$

INCAC : $AC \leftarrow AC + 1$

MUL2 and MUL4 MUL2 is to multiply by 2, which is equivalent to shifting the value (in AC) to the left by 1 digit in binary format, where MUL4 is to multiply by 4 which is the binary equivalent of shifting the value (in AC) to the left by 2 digits. The next FETCH cycle is commenced after the execution of these single state instructions.

MUL2: $AC \leftarrow AC \ll 1$

MUL4: $AC \leftarrow AC \ll 2$

DIV16 This operation is to divide by 16 which is equivalent to shifting the value (in AC) to the right by 4 digits in binary format. The next FETCH cycle is commenced after the execution of this single state instruction.

DIV16: $AC \leftarrow AC \gg 4$

ADD and SUB These operations are to add the value in the specified register to the current value in AC and then, load to AC itself. The next FETCH cycle is commenced after the execution of these single state instructions.

ADD: $C = A + B$

SUB: $C = A - B$; IF($AC == 0$) THEN $Z = 0$ ELSE $Z = 1$

JUMPNZ This operation is to check the zero flag and if $Z = 0$ (i.e. AC is zero), then PC is incremented by one without any jump occurring. If $Z = 1$, then the three states which are similar to that of JUMP instruction proceeds. afterwards, the next FETCH cycle is commenced at the branched location.

JUMPNZ1: $NEXT_INS = JUMPNZY1$ IF($Z == 1$) ELSE $JUMPNZN1$

JUMPNZY1: $IR \leftarrow IROM[PC], FETCH$

JUMPNZY2: $IR \leftarrow IROM[PC], FETCH$

JUMPNZY3: $PC \leftarrow IROM[PC]$

JUMPNZN1: $PC \leftarrow PC + 1$

ADDM This operation is to add the value in the specified register to the current value in AC and then load to AC itself. The next FETCH cycle is commenced after the execution of this instruction.

ADDM1: $IR \leftarrow IROM[PC], FETCH$

ADDM2: $R \leftarrow IROM[PC]$

ADDM3: $AC \leftarrow AC + R$

END This operation is to indicate finishing the computation and set the finish flag to HIGH


END : FINISH \leftarrow *HIGH*

3.5 Assembly code

1. CLAC
2. MVACR
3. MVACR1
4. MVACR2
5. MVACR3
6. MVACR4
7. MVACR5
8. INCR1
9. INCR2
10. CLAC
11. MVACR4
12. MOVR1
13. DECAC
14. MUL4
15. MUL4
16. MUL4
17. MUL4
18. MVACR
19. MOVR2
20. DECAC
21. ADD
22. MVACR3
23. MVACAR
24. LDAC
25. MVACR

Micro-instruction	ALU Operation	C Bus Enable								Increment Enable								Memory Signals				Read Enable
		PC	AR	R5	R4	R3	R2	R1	R	AC	PC	R5	R4	R3	R2	R1	R	AC	R/W	FETCH	FINISH	
NOP	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
CLAC	RESET	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0000
LDAC1	PASSB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
LDAC2	PASSB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
LDAC3	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0000
DECAC	DEC	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR	PASSB	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR1	PASSB	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR2	PASSB	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR3	PASSB	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR4	PASSB	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACR5	PASSB	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MVACAR	PASSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
MOVR	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0011
MOVR1	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0100
MOVR2	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0101
MOVR3	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0110
MOVR4	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0111
MOVR5	PASSB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1000
INCR1	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0001
INCR2	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0001
INCR3	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0001
INCR4	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0001
INCR5	PASSA	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0001
STAC	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0001
MUL2	LSHIFT1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
MUL4	LSHIFT2	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
DIV16	RSHIFT4	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
ADD	ADD	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
SUB	SUB	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0001
JUMPNZ1	DEC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
JUMPNZY1	PASSA	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0000
JUMPNZY2	PASSA	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0000
JUMPNZY3	PASSA	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1001
JUMPNZN1	PASSA	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0000
ADDM1	PASSB	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0000
ADDM2	PASSB	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1001
ADDM3	ADD	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0011
END	PASSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001

Figure 3.2: Micro-instructions and the control signals



26. MOVR4
27. ADD
28. MVACR4
29. INCR3
30. MOVR3
31. MVACAR
32. LDAC
33. MUL2
34. MVACR
35. MOVR4
36. ADD
37. MVACR4
38. INCR3
39. MOVR3
40. MVACAR
41. LDAC
42. MVACR
43. MOVR4
44. ADD
45. MVACR4
46. MOVR3
47. ADDM
48. "254"
49. MVACAR
50. LDAC
51. MUL2
52. MVACR
53. MOVR4
54. ADD

- 55. MVACR4
- 56. INCR3
- 57. MOVR3
- 58. MVACAR
- 59. LDAC23
- 60. MUL4
- 61. MVACR
- 62. MOVR4
- 63. ADD
- 64. MVACR4
- 65. INCR3
- 66. MOVR3
- 67. MVACAR
- 68. LDAC
- 69. MUL2
- 70. MVACR
- 71. MOVR4
- 72. ADD
- 73. MVACR4
- 74. MOVR3
- 75. ADDM
- 76. "254"
- 77. MVACAR
- 78. LDAC
- 79. MVACR
- 80. MOVR4
- 81. ADD
- 82. MVACR4
- 83. INCR3

- 84. MOVR3
- 85. MVACAR
- 86. LDAC
- 87. MUL2
- 88. MVACR
- 89. MOVR4
- 90. ADD
- 91. MVACR4
- 92. INCR3
- 93. MOVR3
- 94. MVACAR
- 95. LDAC
- 96. MVACR
- 97. MOVR4
- 98. ADD
- 99. DIV16
- 100. MVACR4
- 101. MOVR5
- 102. MVACAR
- 103. MOVR4
- 104. STAC24
- 105. INCR2
- 106. INCR2
- 107. INCR5
- 108. MOVR2
- 109. MVACR
- 110. CLAC
- 111. ADDM
- 112. “253”

113. SUB
114. JPNZ
115. "10"
116. CLAC
117. MVACR2
118. INCR2
119. INCR1
120. INCR1
121. MOVR1
122. MVACR
123. CLAC
124. ADDM
125. "253"
126. SUB
127. JPNZ
128. "10"
129. END
130. NOP

Chapter 4

RTL Modules

4.1 16-bit register with increment




Figure 4.1: 16-bit register

This module is utilized to instantiate registers, and then those registers are intended to store intermediate 16-bit values while processing is being executed. The module consists of an increment flag that could increase the stored value in the register by 1.

The following represents the functions of the input and output ports of the module.

- load: Data is written to the register only if the load is given as 1
- inc: If the value of the register is needed to increment, this input should be 1
- clk: Data loading and increment are performed on the positive edge of the clock. This gives the generated clock as input
- data_in: Data, which is needed to be written in the register, should be given to this port
- data_out: The current value in the register is always available through this port

This module is designed to have seven instances in the processor, which are:

- AC: Accumulator
- R: General purpose register

- R1: General purpose register
- R2: General purpose register
- R3: General purpose register
- R4: General purpose register
- R5: General purpose register

4.2 Address Register




Figure 4.2: Address Register

Purpose of the register is containing the address of the data need to be loaded from the Data Ram or the address that need to be stored to the Data Ram.

The following represents the functions of the input and output ports of the module.

- load: When input is equal to one, address is written to the register.
- clk: This inputs the generated clock since address is loaded on clock.
- data_in: These inputs the 16-bit address to be written in the register.
- data_out: The 16 -bit address in the register is available through this output.

4.3 Program Counter

Program counter contains the next address of the instruction to be fetched in the instruction ROM. As this module contain a increment flag this increment can be done without an ALU operations.

The following represents the functions of the input and output ports of the module.

- load: When input is equal to one, address is written to the register.
- inc: When increment flag is one, PC is incremented by 1.
- clk: This inputs the generated clock since address is loaded and incremented on clock.
- data_in: These inputs the 8-bit address to be written in the register.
- data_out: The address in the 8-bit register is available through this output.




Figure 4.3: Program Counter

4.4 Instruction Register




Figure 4.4: Instruction Register

Purpose of the register is storing the instructions fetched by the instruction ROM. Output of the instruction register connects with the control unit and given instructions are decoded in the control unit.

The following represents the functions of the input and output ports of the module.

- **fetch:** When input is equal to one, instruction is fetched.
- **inc:** When increment flag is one, PC is incremented by 1.
- **clk:** This inputs the generated clock to this clock driven register.
- **i_in:** 8-bit data is given as input from the instruction ROM.
- **i_out:** Output is connected to control unit and output instruction is decoded in the control unit.




Figure 4.5: Register Multiplexer

4.5 Register Multiplexer

ALU required A bus value and B bus value; A bus value is the Accumulator (AC) value. For B bus there are several values coming from different registers. Therefore, the main purpose of the register multiplexer is selecting one input from several input signals according to the control signal. Ten register outputs are connected to B bus, therefore 4-bit control signal is sufficient for controlling the input. 16-bit value comes out as the output.

4.6 Clock Divider




Figure 4.6: Clock Divider

Clock divider can be used to obtain the reduced clock rate of original clock rate. Original clock rate of the board is 50 MHz. When it is divided to a reduced clock, some operations can be done with a sufficient time. Following module clock input is 50MHz and Clock output is 1MHz.

4.7 Arithmetic and Logic unit




Figure 4.7: Arithmetic and Logic unit

Arithmetic and Logic operations are implemented with ALU unit. ALU unit consists with two input signals (A bus and B bus), one control signal and two output signals (C bus and Z flag). A bus is a 16-bit bus and it is the output of the accumulator (AC). B bus is a 16-bit bus which can take one of register value (AC, PC, data memory, IR, R, R1, R2, R3, R4 and, R5) using register multiplexer. Op code is a bit control signal which is capable of controlling the ALU operations. C bus is 16-bit bus and it is connected to input of the AC, AR, R, R1, R2, R3, R4 and R5 registers. Z flag is used for conditional statements. When the arithmetic operation is subtraction, if the output is zero, z flag is 1 and if the output is non-zero, z flag is 0.

Table 4.1: ALU Operations

ALU Operation	Operation	Opcode
ADD	$C = A + B$	0000
SUB	$C = A - B$	0001
RESET	$C = 0$	0010
PASSA	$C = A$	0011
PASSB	$C = B$	0100
INC	$C = A + 1$	0101
DEC	$C = A - 1$	0110
LSHIFT1	$C = A * 2$	0111
LSHIFT2	$C = A * 4$	1000
RSHIFT4	$C = A / 16$	1001




Figure 4.8: Control Unit

4.8 Control Unit

The main objective of the control unit is decoding the instructions and sending control signals to relevant places to execute the instructions. Control unit consists of all the control signals of all the micro instructions. Instructions are received from instruction register as an input. Other inputs are clock and the Z flag. As mentioned previously z flags are used for conditional statements. After decoding the instructions following outputs are sent as control signals.

- **ir_enable:** For fetching instructions instruction register should be received a control signal (HIGH state) as an input. This control signal is sent through the IR_enable output. If the IR_enable signal is HIGH IR can fetch the instructions.
- **read_enable:** 4-bit control signal send as output from this port. This control decides the which register or the memory is accessible for the B bus (AC, PC, data memory, IR, R, R1, R2, R3, R4 and, R5). Following table shows the accessibility of the register for B bus according to the 4-bit control signal.

Table 4.2: ALU Operations

alu_op	Operation
ADD	0000
SUB	0001
RESET	0010
PASSA	0011
PASSB	0100
INC	$C = A + 1$ 0101
DEC	0110
LSHIFT1	0111
LSHIFT2	1000
RSHIFT4	1001

- **mem_write:** Output is connected to the data RAM. When the data RAM required to stored the data,

control signal coming through mem_write should be HIGH.

- i_in: 8-bit data is given as input from the instruction ROM.
- write_enable: After ALU operation one output is connected to C bus. Through the C bus values can be stored in relevant registers. According to relevant 9-bit control signal respective registers can be written. Each bit goes to load input of their respective register.

PC	AR	R5	R4	R3	R2	R1	R	AC
----	----	----	----	----	----	----	---	----

Figure 4.9: Bits of write enable signal

- alu_op: This output is sent to the Arithmetic Logic Unit for implementing ALU operation. In processor design we required 10 operations. Therefore, 4-bit control signal required for handling the ALU.
- inc_enable: 8-bit control signal is received as output from the control unit which decides the registers that should be incremented. Those eight bits are assigned for the above registers separately.

PC	AR	R5	R4	R3	R2	R1	R	AC
----	----	----	----	----	----	----	---	----

Figure 4.10: Bits of increment enable signal

- finish: When the all the processing parts of the processor is finished, data is ready to send to the computer with UART communication. Communication part is enabled when the finish signal becomes HIGH.

Table 4.3: Bit patterns of the select signal of Register multiplexer

read_enable	B bus
0000	Memory
0001	AC
0010	PC
0011	R
0100	R1
0101	R2
0110	R3
0111	R4
1000	R5
1001	IR

4.9 Processor

All the modules that have been mentioned previously included in the module (Except memory modules and the communication modules). This is consisted with four inputs and six outputs.




Figure 4.11: Processor

- clock: to input the generated clock
- enable: when the input value equals to one, it indicates the data communication with the computer is finished and processor is enabled for processing part.
- dram_out: Output of the data RAM used as the input.
- irom_out: The instructions come from the Instruction ROM gives as the input.
- address: The address of the data to be stored in data RAM or data to be read from the data RAM is given by this output.
- dram_in: This outputs the data that needs to be written in the Data Ram after processing.
- finish: When the all the processing parts of the processor is finished, finish flag goes to 1.
- write: If the processed data needs to be written in the data RAM, write signal should be HIGH.
- acout: Current value of the AC (accumulator) is given by this. This gives the current value of the accumulator.
- inc: When increment flag is one, PC is incremented by 1.
- pc_w: This gives the address of the next instruction to be fetched to the Instruction memory. register.

4.10 DATA RAM

Data RAM module is used to store the original image and processed image. Original image is 256 X 256 pixels. Therefore required space for storing the data is 65536 memory locations. Pixel values are varying from 0-255; 8-bit is enough for represent a pixel value. Additional memory locations are not required for the processed image as processed image pixel values are saved in the relevant space of the original image. 16-bit address is required for represent 65536 memory locations.

- clock: Generated clock is given as input.
- write: When data need to be written write value should be 1 to enable the writing signal.
- data_in: Gives the required data to be written in the Data memory as an input.
- address: Gives the address of the data memory used to store or read data.




Figure 4.12: DATA RAM

- data_out: This outputs the value of the memory location given as address.

4.11 Instruction ROM




Figure 4.13: Instruction ROM

Instruction ROM module is used to store the instructions. Our designed assembly code contained 130 instructions. Therefore 256 memory locations are required and each memory locations can be represented with 8-bit memory address. Clock and address of the instruction to be fetched are given as the inputs. 8-bit instruction is available as output for given input address.

4.12 UART Transmitter

UART transmitter module is used to send 8-bit pixel values as serial data to the computer. Following inputs and outputs are included in this module.




Figure 4.14: UART Transmitter

- **i_Clock**: to input generated clock.
- **i_Tx_DV**: When this flag is equal to one (HIGH), transmission is occurred.
- **i_Tx_Byte**: The 8-bit pixel value that requires to be sent.
- **o_Tx_Active**: This indicates that transmitter is busy while transmitting a pixel.
- **o_Tx_Serial**: Serial data goes through this output.
- **o_Tx_Done**: This indicates that transmission is done.

4.13 UART Receiver




Figure 4.15: UART Receiver

UART receiver module is used to obtain the serial data values from the computer and send them to the Data RAM. In here incoming serial data are grouped to one byte. Following inputs and outputs are included in this module.

- **i_clock**: inputs generated clock.
- **i_Rx_Serial**: Inputs Serial data.
- **i_Rx_reset**: Reset the output value.

- o_Rx_DV: Indicates that receiving is done.
- o_Rx_Byte: Constructed byte using serial data.

4.14 UART




Figure 4.16: UART

With the combination of UART receiver and UART transmitter modules this module has been built. Sending and receiving the pixel values are the main process of the UART module. Following inputs and outputs are included in this module.

The following represents the functions of the input and output ports of the module.

- fetch: When input is equal to one, instruction is fetched.
- inc: When increment flag is one, PC is incremented by 1.
- clk: This inputs the generated clock to this clock driven register.
- i_in: 8-bit data is given as input from the instruction ROM.
- i_out: Output is connected to control unit and output instruction is decoded in the control unit.
- clock: to input generated clock.
- i_Serial: inputs serial data comes to the board from the computer.
- tx_enable: Data transmission is occurred when the tx_enable value is HIGH.
- dram_out: Inputs required pixel values to be transmitted from the data RAM.
- rx_finish: rx_finish value is assigned as HIGH, when all the pixels are received from the computer. This signal can be used to start the processing part of the processor
- uart_active: UART Transmitter or UART Receiver modules are in active mode when the uart_active value is HIGH.
- o_Serial: Processed image pixel values are sent as serial data in this output.
- dram_in: constructed byte by UART Receiver is sent to the Data memory using this output.
- dram_addr: Address of the data memory.

4.15 DATA RAM Input select




Figure 4.17: DATA RAM Input select

Data is received from two sources from UART communication (original image data comes from the computer) and from the processor (Processed image data after the down sampling procedure). data_in, address and write inputs are required for data writing procedure of the data memory. select input is decides the source where the followed 3 inputs are coming from. If select=1 inputs are coming from the processor, if select= 0 inputs are coming from the UART.

4.16 DATA RAM Output select




Figure 4.18: DATA RAM Output select

Data in the Data memory should have access for UART communication (To send processed image data to the computer) and for the processor (Original image data for the down sampling procedure). select input is decides the which one out of UART and processor get the output of the Data. If select=1 outputs are available for the UART communication, if select= 0 outputs are available for the processor.

4.17 TOP module

Combination of all main modules has been created the TOP module. Top module contains processor, clock divider, UART modules, memory modules and memory control modules. Following inputs and outputs are available in the TOP module.

- clock: Inputs original 50MHz clock of the board.
- serial_in: Inputs serial data.
- transmit: transmit value becomes HIGH, when the transmission of
- down-sampled image is completed.
- serial_out: outputs serial data.
- finish_out: Processing part of the processor is finished, this becomes HIGH.
- ac_w: Outputs the current value of the accumulator.




Figure 4.19: RTL view of TOP module




Figure 4.20: RTL view of Processor

Chapter 5

Principles of Operation and Simulation-based Testings

5.1 Simulation of Instruction Set Architecture

After the development of the Instruction Set Architecture and assembly code, initially, using MATLAB, the results were simulated and their satisfactory accuracy was confirmed. Figure 6.1 shows the input original image along with the output down-sampled image. The implementation is attached in the Appendix 8.1.1.



(a) Original input image with size (256×256)



(b) Down-sampled image with size (128×128)

Figure 5.1: ISA Simulation based on MATLAB implementation

5.2 Simulation of Processor

After each RTL module was implemented, we independently tested it using verilog testbenches. The Vivado simulator carried out the simulation. Vivado simulation results can be referred in case of recognizing whether instructions are synchronizing with the internal clock signal and no such faults. The information that follows explains how we executed the ALU simulation.

5.2.1 Simulation of the ALU

```

1 module ALU_tb();
2     reg [15:0] a_bus;
3     reg [15:0] b_bus;
4     reg [3:0] op_code;
5     wire [15:0] c_bus;
6     wire z_flag;
7
8     ALU dut(.a_bus(a_bus), .b_bus(b_bus), .c_bus(c_bus), .op_code(op_code), .z_flag(z_flag));
9
10    initial begin
11        a_bus = 16'd6; b_bus = 16'd6; op_code = 4'b0001;
12        #100;
13        a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b0111;
14        #50;
15        //a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b1000;
16        // #50;
17        //a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b1001;
18        // #50;
19    end
20
21 endmodule //alu_TB

```

According to the ALU module's test bench, which is shown above, we first send an opcode to the ALU to perform the SUB instruction.

```

SUB: begin
    c_bus = a_bus - b_bus;
    z_flag=(c_bus==16'd0)?1'b1:1'b0;
end

```

The value of the A bus is 6, and the value of the B bus is also 6. The result of subtracting 6 from 6 is 0. Therefore, once the operation is finished, the C bus value become zero. The z flag also changes to 1 at the same moment.




Figure 5.2: Simulation results for SUB

The LSHIFT1 instruction is sent to the ALU after the SUB operation has been completed in 100 time units.

```
LSHIFT1: c_bus = a_bus<<1;
```

The value of the A bus is set to 6, and the value of the B bus is set to 5. Shifting left 6 by 1 bit yields 12 as the outcome. As a result, once the procedure is finished, the C bus value is changed to 12. The previous operation has resulted in the z flag still being set to 1.




Figure 5.3: Simulation results for SUB and LSHIFT1

5.2.2 Processor simulation using ModelSim

The same module-wise simulations were carried upon Altera ModelSim simulator where RTL designs were synthesized using Quartus Prime 20.1 software. Apart from that, the complete pipeline of the processor in RTL design is also checked using ModelSim using the following procedure.

- To test the processor on addition operation, the following instruction ROM is developed.
 1. Rom[0]: 8'd8
 2. Rom[1]: 8'd28
 3. Rom[2]: 8'd28
 4. Rom[3]: 8'd28
 5. Rom[4]: 8'd28
 6. Rom[5]: 8'd15
 7. Rom[6]: 8'd8
 8. Rom[7]: 8'd28
 9. Rom[8]: 8'd28
 10. Rom[9]: 8'd21
 11. Rom[10]: 8'd38
- ModelSim simulation results can be referred in case of recognizing whether instructions are synchronized and seemingly error-free.
- The following figure depicts the simulation results from ModelSim for the addition operation.
- Further, the development is extended to test another operation: AND with a replacement on ADD operation and the expected result is obtained through the implementation
- Therefore, it is concluded that the processor is behaving as its expectation and thus, has the potential to extend to the intended task with its own IROM.




Figure 5.4: ModelSim-based processor simulation results for addition: Here, 6 and 5 are set as input and the correct output 11 is obtained through the processor (i.e. ALU)



Figure 5.5: ModelSim-based processor simulation results for addition: Here, 2 and 4 are set as input and the correct output 0 is obtained through the processor

Chapter 6

Results Verification Procedure

6.1 Results Verification

The following figures visually represent the results through the processor implementation on the simulator platform for different image inputs. All input images are (256×256) images while the output images from the processor are of size (128×128) .



(a) Input image 01 with size (256×256)



(b) Input image 02 with size (256×256)



(c) Down-sampled image 01 with size (128×128)



(d) Down-sampled image 02 with size (128×128)

Figure 6.1: Visual results from the developed custom processor

6.2 Error Analysis

Here, the output down-sampled images through the simulated processor, the base algorithm on MATLAB and the inbuilt *imresize* method are analyzed and compared using the following error analysis matrices. The error analysis and evaluation is implemented on MATLAB.

- Sum of square differences (SSD): Here, the pixel-wise error is considered through the fashion in-

troduced in equation 6.1 where the intensity difference in each corresponding pixels are calculated, squared and then, summed.

$$SSD = \sum_{i=1}^{127} \sum_{j=1}^{127} (F[i, j] - M[i, j])^2 \quad (6.1)$$

where F is the output down-sampled image from the simulated processor while M is the output down-sampled image from the MATLAB-based algorithm.

- Error pixel percentage (EPP): Here, the number of error pixels, the number of non-zero elements in error matrix $(F - M)$, is divided by the total pixels as a percentage.

$$EPP = \frac{NEP}{TP} \times 100\% \quad (6.2)$$

where NEP is the number of error pixels and TP is the total pixels.

- Maximum pixel error: The maximum difference between two corresponding pixels. This can be obtained by getting the maximum element of the error matrix.

The following represents the results from error evaluation through above MATLAB implementations.

```
Sum of Square Differences : 4052710
Maximum Pixel Error : 255
```

Figure 6.2: Error analysis between the output image from custom simulated processor vs the MATLAB *imresize* function results - MATLAB implementation. The SSD error between the simulated processor and the algorithm is observed to be zero.

Chapter 7

Discussion, Acknowledgements and Bibliography

Discussion

- In the ISA implementation, we decided to use five general-purpose registers (except R) to save time for computations. Therefore Gaussian filtering and the down sampling procedures occur at the same time.
 - Rather than using multiplexers to route the access to the Data RAM, a two-port RAM could be utilized for more convenient routing access.
 - Rearranging the processed data is not required in the proposed implementation. Data can be sent from the moment the last needed Gaussian filtering is done.
 - Due to the FPGA board limitation in terms of access, the final output had to be obtained using a Vivado/ModelSim simulations.
 - The processor is capable only of down-sampling one image at a time. Also, the program should be reprogrammed if the user uses another image (256 X 256) or uses a different size image (recommended image size 256 X 256). This could be achieved if we could reset the CPU back to the initial states after the processing is complete.
 - In the future, the processor will be enhanced to perform various other image processing tasks such as inversion, gradient finding if assembly codes are written properly for the given task.
-

Acknowledgements We would like to extend our sincere gratitude to **Dr. Jayathu Samarawickrama** who kindly guided us with his immense expertise in the field of processor design and implementation through the initial introduction to Verilog/SystemVerilog up-to complex processor design architectures.

Bibliography

Lecture materials by Dr. Jayathu Samarawickrama

<https://nandland.com/>. (2022). Uart, serial port, rs-232 interface. <https://nandland.com/uart-serial-port-module/>

Chapter 8

Appendix

8.1 MATLAB Codes

8.1.1 Intruction Set Architecture Simulator

```
1 clear;
2 close all;
3
4 %Define all the used resgisters
5 global L;
6 global T;
7 global C1;
8 global C2;
9 global C3;
10 global E;
11 global DRAM;
12 global AC;
13 global MAR;
14 global Z;
15 global IRAM;
16 global i;
17
18 L = 0;T = 0;C1 = 0;
19 C2 = 0;C3 = 0;E = 0;
20 AC = 0;MAR = 0;Z = 0;
21
22 %Define the Data Memory
23 %=====
24
25 %Load the image
26 im = imread('ex2.jpg');
27
28 im = rgb2gray(im);
29 img = im;
30
31 %Display the original image
32 figure;
33 title('Original Image');
34 imshow(im);
35
36 im = imresize(im, 2);
```

```

37 im = double(im);
38
39 %Cast the image to a 1D array
40 DRAM = reshape(im',[1,512*512]);
41
42 %Define the Instruction Memory
43 %=====
44
45 IRAM = {'CLAC'
46 'MVACMAR'
47 'MVACC2'
48 'LDL'
49 'MVACL'
50 'INAC'
51 'INAC'
52 'MVACC1'
53 'CLAC'
54 'INAC'
55 'MVACC3'
56 'MVL'
57 'DEAC'
58 'MUL512'
59 'DEAC'
60 'DEAC'
61 'MVACE'
62 'CLAC'
63 'MVACT'
64 'MVC1'
65 'SUBL'
66 'DEAC'
67 'MVACMAR'
68 'LDAC'
69 'ADDT'
70 'MVACT'
71 'MVC1'
72 'SUBL'
73 'MVACMAR'
74 'LDAC'
75 'MUL2'
76 'ADDT'
77 'MVACT'
78 'MVC1'
79 'SUBL'
80 'INAC'
81 'MVACMAR'
82 'LDAC'
83 'ADDT'
84 'MVACT'
85 'MVC1'
86 'DEAC'
87 'MVACMAR'
88 'LDAC'
89 'MUL2'
90 'ADDT'
91 'MVACT'
92 'MVC1'
93 'MVACMAR'
94 'LDAC'
95 'MUL4'

```

```

96 'ADDT'
97 'MVACT'
98 'MVC1'
99 'INAC'
100 'MVACMAR'
101 'LDAC'
102 'MUL2'
103 'ADDT'
104 'MVACT'
105 'MVC1'
106 'ADDL'
107 'DEAC'
108 'MVACMAR'
109 'LDAC'
110 'ADDT'
111 'MVACT'
112 'MVC1'
113 'ADDL'
114 'MVACMAR'
115 'LDAC'
116 'MUL2'
117 'ADDT'
118 'MVACT'
119 'MVC1'
120 'ADDL'
121 'INAC'
122 'MVACMAR'
123 'LDAC'
124 'ADDT'
125 'MVACT'
126 'MVC3'
127 'MVACMAR'
128 'MVT'
129 'DIV'
130 'STAC'
131 'MVC3'
132 'INAC'
133 'MVACC3'
134 'MVC2'
135 'INAC'
136 'INAC'
137 'MVACC2'
138 'MVC1'
139 'INAC'
140 'INAC'
141 'MVACC1'
142 'MVC1'
143 'SUBE'
144 'JMPZ'
145 'MVC2'
146 'SUBL'
147 'JMNZ'
148 'MVC1'
149 'ADDL'
150 'INAC'
151 'INAC'
152 'MVACC1'
153 'CLAC'
154 'MVACC2'

```

```

155 'JUMP'
156 'NOP'};
157
158
159 %Execute the instructions
160 %=====
161
162 i = 1;
163 while true
164     if strcmp(IRAM(i),'NOP') == 1
165         break;
166     end
167
168     assembler(IRAM(i));
169     i = i + 1;
170     %disp(C1)
171 end
172
173 %Display the downsampled image
174 %=====
175
176 %Extract the image from M-array
177 ds_im = DRAM(2:255*255+1);
178 ds_im = reshape(ds_im,[255,255]);
179 ds_im = ds_im';
180
181 ds_im = uint8(ds_im);
182
183 figure;
184 imshow(ds_im);
185
186 %Operation using the MATLAB built-in function
187 imNew = imresize(img,0.5);
188 imwrite(imNew,'im04_downsampled.jpg');
189 figure;
190 imshow(imNew);
191
192 function assembler(ins)
193     global L;
194     global T;
195     global C1;
196     global C2;
197     global C3;
198     global E;
199     global DRAM;
200     global AC;
201     global MAR;
202     global Z;
203     global i;
204     if strcmp(ins,'CLAC') == 1
205         AC = 0;
206     elseif strcmp(ins,'LDL') == 1
207         AC = 512;
208     elseif strcmp(ins,'MVACMAR') == 1
209         MAR = AC;
210     elseif strcmp(ins,'MVACC1') == 1
211         C1 = AC;
212     elseif strcmp(ins,'MVACC2') == 1
213         C2 = AC;

```

```

214     elseif strcmp(ins,'MVACC3') == 1
215         C3 = AC;
216     elseif strcmp(ins,'MVACL') == 1
217         L = AC;
218     elseif strcmp(ins,'MVACT') == 1
219         T = AC;
220     elseif strcmp(ins,'MVACE') == 1
221         E = AC;
222     elseif strcmp(ins,'LDAC') == 1
223         AC = DRAM(MAR);
224     elseif strcmp(ins,'INAC') == 1
225         AC = AC + 1;
226     elseif strcmp(ins,'DEAC') == 1
227         AC = AC - 1;
228     elseif strcmp(ins,'MVL') == 1
229         AC = L;
230     elseif strcmp(ins,'MVC1') == 1
231         AC = C1;
232     elseif strcmp(ins,'MVC2') == 1
233         AC = C2;
234     elseif strcmp(ins,'MVC3') == 1
235         AC = C3;
236     elseif strcmp(ins,'MVT') == 1
237         AC = T;
238     elseif strcmp(ins,'ADDT') == 1
239         AC = AC + T;
240     elseif strcmp(ins,'ADDL') == 1
241         AC = AC + L;
242     elseif strcmp(ins,'SUBL') == 1
243         AC = AC - L;
244         if (AC == 0)
245             Z = 1;
246         else
247             Z = 0;
248         end
249     elseif strcmp(ins,'SUBE') == 1
250         AC = AC - E;
251         if (AC == 0)
252             Z = 1;
253         else
254             Z = 0;
255         end
256     elseif strcmp(ins,'DIV') == 1
257         AC = AC/16;
258     elseif strcmp(ins,'MUL2') == 1
259         AC = AC*2;
260     elseif strcmp(ins,'MUL4') == 1
261         AC = AC*4;
262     elseif strcmp(ins,'MUL512') == 1
263         AC = AC*512;
264     elseif strcmp(ins,'STAC') == 1
265         DRAM(MAR) = AC;
266     elseif strcmp(ins,'JMPZ') == 1
267         if Z == 1;
268             i = 111;
269         end
270     elseif strcmp(ins,'JMNZ') == 1
271         if Z == 0
272             i = 17;

```

```

273         end
274     elseif strcmp(ins,'JUMP') == 1
275         i = 17;
276     end
277 end

```

8.1.2 Algorithm

```

1  clear all; close all;
2
3  data_array=imread('asd.bmp');
4  data_array=rgb2gray(data_array);
5  flat_d_array=data_array(:);
6  im=double(flat_d_array);
7
8  Value=0;
9  m=1;
10 for j=1:2:254
11     for i=1:2:254
12         Value=0;
13         K=256*(j-1)+(i-1)+1;
14         Value=Value + double(im(K));
15         Value=Value + double(im(K+1)*2);
16         Value=Value + double(im(K+2));
17         Value=Value + double(im(K+2+254)*2);
18         Value=Value + double(im(K+2+254+1)*4);
19         Value=Value + double(im(K+2+254+2)*2);
20         Value=Value + double(im(K+2+254+2+254));
21         Value=Value + double(im(K+2+254+2+254+1)*2);
22         Value=Value + double(im(K+2+254+2+254+2));
23         Value=Value/16;
24         im(m) = Value;
25         m=m+1;
26     end
27 end
28
29 down_image=uint8(im);
30 down_image=down_image(1:16129);
31 down_image_algo=reshape(down_image,127,127);
32
33 down_image_matlab = imresize(data_array,[127,127]);
34
35 figure;
36 imshow(down_image_matlab);
37 imwrite(down_image_matlab,'downsampled-imresize.jpg');
38
39 figure;
40 imshow(down_image_algo);
41 imwrite(down_image_algo,'downsampled-matlab_algorithm.jpg');

```

8.1.3 Communication, Results & Error


```

1  clear all; close all;
2  % Initial serial configuration
3  port='COM14';
4  delete(instrfind);
5  s = serial(port);
6
7  instrfind;
8  s.InputBufferSize = 10000000;
9  s.OutputBufferSize = 10000000;
10 s.BaudRate = 38400;
11 s.Timeout = 30;
12
13 %flatten array for image
14 im=imread('asd.bmp');
15 im=rgb2gray(im);
16 im=double(im)';
17 im_flatten=im(:);
18 im_flatten=uint8(im_flatten);
19
20 %transmitting the image
21 fopen(s);
22 fwrite(s,im_flatten);
23 fclose(s);
24
25 % Initial serial configuration
26 s = serial(port);
27 s.InputBufferSize = 1000000;
28 s.OutputBufferSize = 1000000;
29 s.BaudRate = 38400;
30 s.Timeout = 25;
31
32 %receiving the image
33 fopen(s);
34 im_down=fread(s);
35 fclose(s);
36 im_down = uint8(im_down);
37 im_down=im_down([1:16384]);
38 down_sampled_fpga=reshape(im_down,128,128);
39 down_sampled_fpga=down_sampled_fpga';
40
41 figure;
42 imshow(down_sampled_fpga);
43 imwrite(down_sampled_fpga,'downsampled-processor.jpg');
44 fclose(s);
45
46 data_array=imread('asd.bmp');
47 data_array=rgb2gray(data_array);
48 downsampld_imresize = imresize(data_array,[127,127]);
49 figure;
50 imshow(downsampld_imresize);
51
52 data_array=imread('asd.bmp');
53 data_array=rgb2gray(data_array);
54 flat_d_array=data_array(:);
55 im=double(flat_d_array);
56
57 Value=0;
58 m=1;
59 for j=2:2:254

```

```

60     for i=2:2:254
61         Value=0;
62         K=256*(j-1)+(i-1)+1;
63         Value=Value + double(im(K));
64         Value=Value + double(im(K+1)*2);
65         Value=Value + double(im(K+2));
66         Value=Value + double(im(K+2+254)*2);
67         Value=Value + double(im(K+2+254+1)*4);
68         Value=Value + double(im(K+2+254+2)*2);
69         Value=Value + double(im(K+2+254+2+254));
70         Value=Value + double(im(K+2+254+2+254+1)*2);
71         Value=Value + double(im(K+2+254+2+254+2));
72         Value=Value/16;
73         im(m) = Value;
74         m=m+1;
75     end
76 end
77
78 downsampled_matlab_algo=uint8(im);
79 downsampled_matlab_algo=downsampled_matlab_algo(1:16129);
80 downsampled_algo=reshape(downsampling_matlab_algo,127,127);
81
82 figure;
83 imshow(downsampling_algo);
84 imwrite(downsampling_algo,'downsampling-processor.jpg');
85
86 error = abs(down_sampling_fpga-downsampling_algo);
87 error = error(:);
88 errorpixel =sum(abs(down_sampling_fpga-downsampling_algo)>0);
89 errorSquared = error.^2;
90 ssd = sum(errorSquared);
91 sum_error=sum(errorpixel);
92 error_per= sum_error*100/16129;
93
94 disp("Sum of Square Differences : "+ssd);
95 disp("Error Pixel Percentage : "+error_per+"%");
96 disp("Maximum Pixel Error : "+max(error));

```

8.2 Verilog Code

8.2.1 ALU

```

1  `timescale 1ns / 1ps
2  module ALU(
3      input [15:0] a_bus,
4      input [15:0] b_bus,
5      input [3:0] op_code,
6      output reg [15:0] c_bus,
7      output reg z_flag
8  );
9
10
11  parameter ADD = 4'b0000;
12  parameter SUB = 4'b0001;
13  parameter RESET = 4'b0010;
14  parameter PASSA = 4'b0011;
15  parameter PASSB = 4'b0100;

```

```

16 parameter INC = 4'b0101;
17 parameter DEC = 4'b0110;
18 parameter LSHIFT1 = 4'b0111;
19 parameter LSHIFT2 = 4'b1000;
20 parameter RSHIFT4 = 4'b1001;
21
22 always@ (op_code or a_bus or b_bus)
23 begin
24     case(op_code)
25         ADD: c_bus = a_bus + b_bus;
26         SUB: begin
27             c_bus = a_bus - b_bus;
28             z_flag=(c_bus==16'd0)?1'b1:1'b0;
29         end
30
31         RESET : c_bus = 8'b0;
32         PASSA: c_bus = a_bus;
33         PASSB: c_bus = b_bus;
34         INC: c_bus = a_bus + 8'b1;
35         DEC: c_bus = a_bus - 8'b1;
36         LSHIFT1: c_bus = a_bus<<1;
37         LSHIFT2: c_bus = a_bus<<2;
38         RSHIFT4: c_bus = a_bus>>4;
39     endcase
40 end
41 endmodule

```

8.2.2 AR

```

1 `timescale 1ns / 1ps
2 module AR(
3
4     input load,
5     input clk,
6     input [15:0] data_in,
7     output reg [15:0] data_out
8 );
9
10 always @(posedge clk)
11
12 begin
13     if (load)
14     begin
15         data_out <= data_in;
16     end
17 end
18
19 endmodule

```

8.2.3 Clock Divider

```

1 `timescale 1ns / 1ps
2 module clock_divider(
3     input clock,
4     input enable,
5     input finish,
6     output reg clk = 0
7 );
8
9     integer count=0;
10    always@(posedge clock)
11        begin
12            if (enable & !finish)
13            begin
14                if(count==25)
15                begin
16                    clk = !clk;

```

```

17         count=0;
18     end
19     else
20     begin
21         count=count+1;
22     end
23 end
24 else
25 begin
26     clk = 0;
27 end
28 end
29 endmodule

```

8.2.4 Control Unit

```

1  `timescale 1ns / 1ps
2  module Control_Unit(
3      input i_clock,
4      input [7:0] instruction ,
5      input z ,
6      output reg Mem_write ,
7      output reg IR_enable ,
8      output reg [3:0] read_enable ,
9      output reg [8:0] write_enable,
10     output reg [3:0] alu_op ,
11     output reg [7:0] inc_enable,
12     output reg finish
13 );
14
15
16 reg [7:0] present ;
17 reg [7:0] next;
18
19 parameter IDLE = 8'd0 ,
20            FETCH1 = 8'd1 ,
21            FETCH2 = 8'd2 ,
22            NOP = 8'd3 ,
23            LDAC1 = 8'd4 ,
24            LDAC2 = 8'd5 ,
25            LDAC3 = 8'd45,
26            STAC = 8'd6 ,
27            MVACAR = 8'd7 ,
28            CLAC = 8'd8 ,
29            MOVR = 8'd9 ,
30            MOVR1 = 8'd10,
31            MOVR2 = 8'd11,
32            MOVR3 = 8'd12,
33            MOVR4 = 8'd13,
34            MOVR5 = 8'd14,
35            MVACR = 8'd15,
36            MVACR1 = 8'd16,
37            MVACR2 = 8'd17,
38            MVACR3 = 8'd18,
39            MVACR4 = 8'd19,
40            MVACR5 = 8'd20 ,
41            ADD = 8'd21 ,
42            MUL2 = 8'd22,
43            MUL4 = 8'd23,
44            DIV16 = 8'd24,
45            INCR1 = 8'd25,
46            INCR2 = 8'd26,
47            INCR3 = 8'd27,
48            INCAC = 8'd28,
49            INCR5 = 8'd29,
50            DECAC = 8'd30,
51            JUMPNZ1 = 8'd31,
52            JUMPNZY1 = 8'd32,
53            JUMPNZY2 = 8'd33,
54            JUMPNZY3 = 8'd46,
55            JUMPNZN1 = 8'd34,
56            ADDM1 = 8'd35,

```

```

57     ADDM2 = 8'd36,
58     ADDM3 = 8'd37,
59     END = 8'd38,
60     SUB = 8'd39;
61
62 always @(negedge i_clock)
63     present =next;
64
65 always @(present or z or instruction)
66     case(present)
67     default:
68         begin
69             read_enable<=4'b0;
70             write_enable<=16'b0;
71             alu_op<=3'b0;
72             inc_enable<=16'b0;
73             Mem_write<=1'b0;
74             finish<=0; next<=FETCH1 ;
75         end
76     FETCH1:
77         begin
78             IR_enable<=1'b1 ;
79             Mem_write<=1'b0;
80             write_enable<=9'b000000000 ;
81             inc_enable<=8'b00000000 ;
82             alu_op<=4'b0011; next<=FETCH2 ;
83         end
84     FETCH2:
85         begin
86             IR_enable<=1'b0 ;
87             write_enable<=9'b0 ;
88             inc_enable<=8'b10000000 ;
89             alu_op<=3'b0;
90             next<=instruction[7:0];
91         end
92     LDAC1:
93         begin
94             read_enable<=4'd0;
95             write_enable<=9'b0 ;
96             inc_enable<=8'b0;
97             alu_op<=4'd4;
98             Mem_write<=1'b0;
99             next<=LDAC2 ;
100         end
101     LDAC2:
102         begin
103             read_enable<=4'd0;
104             write_enable<=9'b0 ;
105             inc_enable<=8'b0;
106             alu_op<=4'd4;
107             Mem_write<=1'b0; next<=LDAC3 ;
108         end
109     LDAC3:
110         begin
111             read_enable<=4'd0;
112             write_enable<=9'b00000001 ;
113             inc_enable<=8'b0;
114             alu_op<=4'd4;
115             Mem_write<=1'b0;
116             next<=FETCH1;
117         end
118     STAC:
119         begin
120             read_enable<=4'd1;
121             write_enable<=9'b0 ;
122             inc_enable<=8'b0;
123             alu_op<=4'd3;
124             Mem_write<=1'b1;
125             next<=FETCH1;
126         end
127     CLAC:
128         begin
129             write_enable<=9'b000000001;
130             inc_enable<=8'b00000000 ;
131             alu_op<=4'b0010;
132             next<=FETCH1;
133         end
134     MOVR :

```

```

135         begin
136             read_enable<=4'd3;
137             write_enable<=9'b000000001;
138             inc_enable<=8'd0 ;
139             alu_op<=4'd4;
140             next<=FETCH1;
141         end
142     MOVR1 :
143         begin
144             read_enable<=4'd4;
145             write_enable<=9'b000000001;
146             inc_enable<=8'd0 ;
147             alu_op<=4'd4;
148             next<=FETCH1;
149         end
150     MOVR2:
151         begin
152             read_enable<=4'd5;
153             write_enable<=9'b000000001;
154             inc_enable<=8'd0 ;
155             alu_op<=4'd4;
156             next<=FETCH1;
157         end
158     MOVR3:
159         begin
160             read_enable<=4'd6;
161             write_enable<=9'b000000001;
162             inc_enable<=8'd0 ;
163             alu_op<=4'd4;
164             next<=FETCH1;
165         end
166     MOVR4:
167         begin
168             read_enable<=4'd7;
169             write_enable<=9'b000000001;
170             inc_enable<=8'd0 ;
171             alu_op<=4'd4; next<=FETCH1;
172         end
173     MOVR5 :
174         begin
175             read_enable<=4'd8;
176             write_enable<=9'b000000001;
177             inc_enable<=8'd0 ;
178             alu_op<=4'd4;
179             next<=FETCH1;
180         end
181     MVACR:
182         begin
183             read_enable<=4'd1;
184             write_enable<=9'b000000010 ;
185             inc_enable<=8'b0 ;
186             alu_op<=4'd4;
187             next<=FETCH1;
188         end
189     MVACR1:
190         begin
191             read_enable<=4'd1;
192             write_enable<=9'b000000100 ;
193             inc_enable<=8'b0 ;
194             alu_op<=4'd4;
195             next<=FETCH1;
196         end
197     MVACR2 :
198         begin
199             read_enable<=4'd1;
200             write_enable<=9'b000001000 ;
201             inc_enable<=8'b0 ;
202             alu_op<=4'd4;
203             next<=FETCH1;
204         end
205     MVACR3 :
206         begin
207             read_enable<=4'd1;
208             write_enable<=9'b000010000 ;
209             inc_enable<=8'b0 ;
210             alu_op<=4'd4;
211             next<=FETCH1;
212         end

```

```

213 MVACR4 :
214     begin
215         read_enable<=4'd1;
216         write_enable<=9'b000100000 ;
217         inc_enable<=8'b0 ;
218         alu_op<=4'd4;
219         next<=FETCH1;
220     end
221 MVACR5 :
222     begin
223         read_enable<=4'd1;
224         write_enable<=9'b001000000 ;
225         inc_enable<=8'b0 ;
226         alu_op<=4'd4;
227         next<=FETCH1;
228     end
229 ADD :
230     begin
231         read_enable<=4'd3;
232         write_enable<=9'b000000001;
233         inc_enable<=8'b0 ;
234         alu_op<=4'd0 ;
235         next<=FETCH1 ;
236     end
237 MUL2:
238     begin
239         read_enable<=4'd1;
240         write_enable<=9'b000000001;
241         inc_enable<=8'b0 ;
242         alu_op<=4'd7 ;
243         next<=FETCH1;
244     end
245 MUL4:
246     begin
247         read_enable<=4'd1;
248         write_enable<=9'b000000001;
249         inc_enable<=8'b0 ;
250         alu_op<=4'd8 ;
251         next<=FETCH1;
252     end
253 DIV16 :
254     begin
255         read_enable<=4'd1 ;
256         write_enable<=9'b000000001 ;
257         inc_enable<=8'b0 ;
258         alu_op<=4'd9 ;
259         next<=FETCH1 ;
260     end
261 INCR1:
262     begin
263         read_enable<=4'd1;
264         write_enable<=9'b0;
265         inc_enable<=8'b00000100 ;
266         alu_op<=4'd3; next<=FETCH1 ;
267     end
268 INCR2:
269     begin
270         read_enable<=4'd1;
271         write_enable<=9'b0;
272         inc_enable<=8'b00001000 ;
273         alu_op<=4'd3;
274         next<=FETCH1 ;
275     end
276 INCR3:
277     begin
278         read_enable<=4'd1;
279         write_enable<=9'b0;
280         inc_enable<=8'b00010000;
281         next<=FETCH1;
282     end
283 INCAC:
284     begin
285         read_enable<=4'd1;
286         write_enable<=9'b0;
287         inc_enable<=8'b00000001 ;
288         alu_op<=4'd3 ;
289         next<=FETCH1 ;
290     end

```

```

291 INCR5:
292     begin
293         read_enable<=4'd1;
294         write_enable<=9'b0;
295         inc_enable<=8'b01000000 ;
296         alu_op<=4'd3;
297         next<=FETCH1 ;
298     end
299 DECAC:
300     begin
301         read_enable<=4'd1;
302         write_enable<=9'b000000001;
303         inc_enable<=8'b00000000 ;
304         alu_op<=4'd6;
305         next<=FETCH1 ;
306     end
307 JUMPNZ1:
308     begin
309         read_enable<=4'b0 ;
310         write_enable<=9'b0;
311         inc_enable<=8'b0 ;
312         alu_op<=4'd6;
313         if(z==1)
314             next<=JUMPNZY1 ;
315         else next<=JUMPNZN1 ;
316     end
317 JUMPNZY1:
318     begin
319         read_enable<=4'b0 ;
320         IR_enable<=1'b1;
321         write_enable<=9'b100000000 ;
322         inc_enable<=8'b0 ;
323         alu_op<=4'd3;
324         next<=JUMPNZY2 ;
325     end
326 JUMPNZY2:
327     begin
328         read_enable<=4'b0 ;
329         IR_enable<=1'b1;
330         write_enable<=9'b100000000 ;
331         inc_enable<=8'b0 ;
332         alu_op<=4'd3;
333         next<=JUMPNZY3 ;
334     end
335 JUMPNZY3:
336     begin
337         read_enable<=4'd9;
338         IR_enable<=1'b0;
339         write_enable<=9'b100000000;
340         inc_enable<=8'b0;
341         alu_op<=4'd3;
342         next<=FETCH1;
343     end
344 JUMPNZN1:
345     begin
346         read_enable<=4'd0;
347         write_enable<=9'd0;
348         inc_enable<=8'b10000000 ;
349         alu_op<=4'd3 ;
350         next<=FETCH1 ;
351     end
352 ADDM1:
353     begin
354         read_enable<=4'd0;
355         write_enable<=9'b0 ;
356         IR_enable<=1'b1;
357         inc_enable<=8'b0 ;
358         alu_op<=4'd4;
359         next<=ADDM2 ;
360     end
361 ADDM2:
362     begin
363         read_enable<=4'd9 ;
364         write_enable<=9'b000000010 ;
365         IR_enable<=1'b0;
366         inc_enable<=8'b10000000;
367         alu_op<=4'd4;
368         next<=ADDM3 ;

```



```

369         end
370     ADDM3:
371         begin
372             read_enable<=4'd3 ;
373             write_enable<=9'b000000001 ;
374             inc_enable <=8'b00000000 ;
375             alu_op<=4'd0;
376             next<=FETCH1 ;
377         end
378     END:
379         begin
380             read_enable<=4'b1;
381             write_enable<=9'b0;
382             inc_enable<=8'b0;
383             alu_op<=4'd3;
384             finish<=1'b1;
385             next<=END;
386         end
387     NOP:
388         begin
389             read_enable<=4'b1;
390             write_enable<=9'b0;
391             inc_enable<=8'b0 ;
392             alu_op<=4'd3 ;
393             next<=FETCH1 ;
394         end
395     SUB:
396         begin
397             read_enable<=4'd3;
398             write_enable<=9'b000000001;
399             inc_enable<=8'b0 ;
400             alu_op<=4'd1 ;
401             next<=FETCH1 ;
402         end
403     MVACAR:
404         begin
405             read_enable<=4'd1;
406             write_enable<=9'b010000000 ;
407             inc_enable<=8'b0 ;
408             alu_op<=4'd4;
409             next<=FETCH1;
410         end
411     endcase
412
413 endmodule

```

8.2.5 Data RAM

```

1  `timescale 1ns / 1ps
2  module Data_Ram(
3      input clock,
4      input write,
5      input [7:0] data_in,
6      input [15:0] address,
7      output reg [7:0] data_out
8  );
9
10     reg [7:0] ram [65535:0];
11     always @(posedge clock)
12     begin
13         if(write) ram[address] <= data_in;
14         else data_out <= ram[address];
15     end
16 endmodule

```

8.2.6 Data RAM in select

```

1  `timescale 1ns / 1ps
2  module DRam_in_select(
3      input wire select,
4      input wire [15:0] addr_uart,
5      input wire [15:0] addr_processor,
6      input wire [7:0] uart,
7      input wire [7:0] processor,
8      input wire wr_uart,
9      input wire wr_processor,
10     output reg [15:0] dram_address,
11     output reg [7:0] dram_in,
12     output reg write
13 );
14
15     always@(select or uart or processor)
16     begin
17         if(select) dram_in = processor;
18         else dram_in = uart;
19     end
20
21     always@(select or addr_uart or addr_processor)
22     begin
23         if(select) dram_address = addr_processor;
24         else dram_address = addr_uart;
25     end
26
27     always@(select or wr_uart or wr_processor)
28     begin
29         if(select) write = wr_processor;
30         else write = wr_uart;
31     end
32 endmodule

```

8.2.7 Data RAM out select

```

1  `timescale 1ns / 1ps
2  module DRam_out_select(
3      input wire [7:0] DRam_out,
4      input wire select,
5      output reg [7:0] processor,
6      output reg [7:0] uart
7  );
8
9      always@ (select or DRam_out)
10     begin
11         if(select) uart = DRam_out;
12         else processor = DRam_out;
13     end
14 endmodule

```

8.2.8 Instruction ROM

```

1  `timescale 1ns / 1ps
2  module Instruction_Rom(
3      input clock,
4      input [7:0] address,
5      output [7:0] i_out
6  );
7
8      reg [7:0] rom[0:255];
9      assign i_out = rom[address];
10     initial
11     begin
12         rom[0] = 8'd8; //CLAC
13         rom[1] = 8'd15; //MVACR
14         rom[2] = 8'd16; // MVACR1

```

```

15  rom[3] = 8'd17; //MVACR2
16  rom[4] = 8'd18; //MVACR3
17  rom[5] = 8'd19; //MVACR4
18  rom[6] = 8'd20; //MVACR5
19  rom[7] = 8'd25; //INCR1
20  rom[8] = 8'd26; //INCR2
21  rom[9] = 8'd8; //CLAC
22  rom[10] = 8'd19; //MVACR4
23  rom[11] = 8'd10; //MOVR1
24  rom[12] = 8'd30; //DECAC
25  rom[13] = 8'd23; //MUL4
26  rom[14] = 8'd23; //MUL4
27  rom[15] = 8'd23; //MUL4
28  rom[16] = 8'd23; //MUL4
29  rom[17] = 8'd15; //MVACR
30  rom[18] = 8'd11; //MOVR2
31  rom[19] = 8'd30; //DECAC
32  rom[20] = 8'd21; //ADD
33  rom[21] = 8'd18; //MVACR3
34  rom[22] = 8'd7; //MVACAR
35  rom[23] = 8'd4; //LDAC
36  rom[24] = 8'd15; //MVACR
37  rom[25] = 8'd19; //MOVR4
38  rom[26] = 8'd21; //ADD
39  rom[27] = 8'd19; //MVACR4
40  rom[28] = 8'd27; //INCR3
41  rom[29] = 8'd12; //MOVR3
42  rom[30] = 8'd7; //MVACAR
43  rom[31] = 8'd4; //LDAC
44  rom[32] = 8'd22; //MUL2
45  rom[33] = 8'd15; //MVACR
46  rom[34] = 8'd13; //MOVR4
47  rom[35] = 8'd21; //ADD
48  rom[36] = 8'd19; //MVACR4
49  rom[37] = 8'd27; // INCR3
50  rom[38] = 8'd12; //MOVR3
51  rom[39] = 8'd7; // MVACAR
52  rom[40] = 8'd4; //LDAC
53  rom[41] = 8'd15; // MVACR
54  rom[42] = 8'd13; //MOVR4
55  rom[43] = 8'd21; // ADD
56  rom[44] = 8'd19; //MVACR4
57  rom[45] = 8'd12; //MOVR3
58  rom[46] = 8'd35; //ADDM
59  rom[47] = 8'd254; //"254"
60  rom[48] = 8'd7; //MVACAR
61  rom[49] = 8'd4; //LDAC
62  rom[50] = 8'd22; //MUL2
63  rom[51] = 8'd15; //MVACR
64  rom[52] = 8'd13; //MOVR4
65  rom[53] = 8'd21; //ADD
66  rom[54] = 8'd19; //MVACR4
67  rom[55] = 8'd27; //INCR3
68  rom[56] = 8'd12; //MOVR3
69  rom[57] = 8'd7; //MVACAR
70  rom[58] = 8'd4; //LDAC
71  rom[59] = 8'd22; //MUL4
72  rom[60] = 8'd15; //MVACR
73  rom[61] = 8'd13; //MOVR4
74  rom[62] = 8'd21; //ADD
75  rom[63] = 8'd19; //MVACR4
76  rom[64] = 8'd27; //INCR3
77  rom[65] = 8'd12; //MOVR3
78  rom[66] = 8'd7; //MVACAR
79  rom[67] = 8'd4; //LDAC
80  rom[68] = 8'd22; //MUL2
81  rom[69] = 8'd15; //MVACR
82  rom[70] = 8'd13; //MOVR4
83  rom[71] = 8'd21; //ADD
84  rom[72] = 8'd19; //MVACR4
85  rom[73] = 8'd12; //MOVR3
86  rom[74] = 8'd35; //ADDM
87  rom[75] = 8'd254; //"254"
88  rom[76] = 8'd7; //MVACAR

```

```

89     rom[77] = 8'd4; //LDAC
90     rom[78] = 8'd15; //MVACR
91     rom[79] = 8'd13; //MOVR4
92     rom[80] = 8'd21; //ADD
93     rom[81] = 8'd19; //MVACR4
94     rom[82] = 8'd27; //INCR3
95     rom[83] = 8'd12; //MOVR3
96     rom[84] = 8'd7; //MVACAR
97     rom[85] = 8'd4; //LDAC
98     rom[86] = 8'd22; //MUL2
99     rom[87] = 8'd15; //MVACR
100    rom[88] = 8'd13; //MOVR4
101    rom[89] = 8'd21; //ADD
102    rom[90] = 8'd19; //MVACR4
103    rom[91] = 8'd27; //INCR3
104    rom[92] = 8'd12; //MOVR3
105    rom[93] = 8'd7; //MVACAR
106    rom[94] = 8'd4; //LDAC
107    rom[95] = 8'd15; //MVACR
108    rom[96] = 8'd13; //MOVR4
109    rom[97] = 8'd21; //ADD
110    rom[98] = 8'd24; //DIV16
111    rom[99] = 8'd19; //MVACR4
112    rom[100] = 8'd14; //MOVR5
113    rom[101] = 8'd7; //MVACAR
114    rom[102] = 8'd13; //MOVR4
115    rom[103] = 8'd6; //STAC
116    rom[104] = 8'd26; //INCR2
117    rom[105] = 8'd26; //INCR2
118    rom[106] = 8'd29; //INCR5
119    rom[107] = 8'd11; //MOVR2
120    rom[108] = 8'd15; //MVACR
121    rom[109] = 8'd8; //CLAC
122    rom[110] = 8'd35; //ADDM
123    rom[111] = 8'd253; //"253"
124    rom[112] = 8'd39; //SUB
125    rom[113] = 8'd31; //JPNZ
126    rom[114] = 8'd10; //"10"
127    rom[115] = 8'd8; //CLAC
128    rom[116] = 8'd17; //MVACR2
129    rom[117] = 8'd26; //INCR2
130    rom[118] = 8'd25; //INCR1
131    rom[119] = 8'd25; //INCR1
132    rom[120] = 8'd10; //MOVR1
133    rom[121] = 8'd15; //MVACR
134    rom[122] = 8'd8; //CLAC
135    rom[123] = 8'd35; //ADDM
136    rom[124] = 8'd253; //"253"
137    rom[125] = 8'd39; //SUB
138    rom[126] = 8'd31; //JPNZ
139    rom[127] = 8'd10; //"10"
140    rom[128] = 8'd38; //END
141    rom[129] = 8'd3; //NOP
142    end
143
144 endmodule

```

8.2.9 IR

```

1  `timescale 1ns / 1ps
2  module IR(
3
4      input [7:0] i_in,
5      input fetch,
6      input clk,
7      output reg [7:0] i_out
8
9      );
10

```

```

11 always@ (posedge clk)
12 begin
13     if (fetch)
14         begin
15             i_out <= i_in;
16         end
17 end
18
19 endmodule

```

8.2.10 PC

```

1  `timescale 1ns / 1ps
2  module PC(
3      input [7:0] data_in,
4      input load,
5      input inc,
6      input clk,
7      output reg [7:0] data_out =0
8  );
9
10 always @(posedge clk)
11 begin
12     if(load )
13         begin
14             data_out <= data_in[7:0];
15         end
16
17     else if(inc)
18         begin
19             data_out <= data_out + 8'd1;
20         end
21 end
22
23 endmodule

```

8.2.11 Processor

```

1  `timescale 1ns / 1ps
2  module processor(
3      input clock,
4      input enable,
5      input [7:0] dram_out,
6      input [7:0] irom_out,
7      output [15:0] address,
8      output [7:0] dram_in,
9      output finish,
10     output write,
11     output wire [7:0] acout,
12     output wire [7:0] pc_w
13 );
14
15 wire fetch,z,clk;
16 wire [3:0] op,b_sel;
17 wire [7:0] inc,ir_w;
18 wire [8:0] wr_select;
19 wire [15:0] b_bus,c_bus;
20 wire [15:0] r_w,r1_w,r2_w,r3_w,r4_w,r5_w,ac_w;
21
22 assign dram_in = c_bus[7:0];
23 assign acout = ac_w [7:0];
24
25 clock_divider clock_divider2(
26     .clock(clock),
27     .enable(enable),
28     .finish(finish),

```

```

29 .clk(clk)
30 );
31
32 reg_16bit AC(
33 .load(wr_select[0] ),
34 .inc(inc[0]),
35 .clk(clk),
36 .data_in(c_bus),
37 .data_out(ac_w)
38 );
39
40 reg_16bit R(
41 .load(wr_select[1]),
42 .inc(inc[1] ),
43 .clk(clk),
44 .data_in(c_bus),
45 .data_out(r_w)
46 );
47
48 reg_16bit R1(
49 .load(wr_select[2]),
50 .inc(inc[2] ),
51 .clk(clk),
52 .data_in(c_bus),
53 .data_out(r1_w)
54 );
55
56 reg_16bit R2(
57 .load(wr_select[3]),
58 .inc(inc[3]),
59 .clk(clk),
60 .data_in(c_bus),
61 .data_out(r2_w)
62 );
63
64 reg_16bit R3(
65 .load(wr_select[4]),
66 .inc(inc[4]),
67 .clk(clk),
68 .data_in(c_bus),
69 .data_out(r3_w)
70 );
71
72 reg_16bit R4(
73 .load(wr_select[5]),
74 .inc(inc[5]),
75 .clk(clk),
76 .data_in(c_bus),
77 .data_out(r4_w)
78 );
79
80 reg_16bit R5(
81 .load(wr_select[6]),
82 .inc(inc[6]),
83 .clk(clk),
84 .data_in(c_bus),
85 .data_out(r5_w)
86 );
87
88 AR Address_Register(
89 .load(wr_select[7]),
90 .clk(clk),
91 .data_in(c_bus),
92 .data_out(address)
93 );
94
95 PC Program_Counter(
96 .data_in(c_bus[7:0]),
97 .clk(clk),
98 .load(wr_select[8]),
99 .inc(inc[7]),
100 .data_out(pc_w)
101 );
102

```

```

103 IR Instruction_Register(
104   .i_in(irom_out),
105   .fetch(fetch),
106   .clk(clk),
107   .i_out(ir_w)
108 );
109
110 ALU ALU(
111   .a_bus(ac_w),
112   .b_bus(b_bus),
113   .op_code(op),
114   .c_bus(c_bus),
115   .z_flag(z)
116 );
117
118 Register_MUX mux(
119   . M(dram_out),
120   . PC(pc_w),
121   . IR(ir_w),
122   . R(r_w),
123   . R1(r1_w),
124   . R2(r2_w),
125   . R3(r3_w),
126   . R4(r4_w),
127   . R5(r5_w),
128   . AC(ac_w),
129   . B_ctrl(b_sel),
130   . Mux_out(b_bus)
131 );
132
133 Control_Unit CU(
134   .i_clock(clk),
135   .instruction(ir_w),
136   .z(z),
137   .Mem_write(write),
138   .IR_enable(fetch),
139   .read_enable(b_sel),
140   .write_enable(wr_select),
141   .alu_op(op),
142   .inc_enable(inc),
143   .finish(finish)
144 );
145
146
147 endmodule

```

8.2.12 16 bit Register

```

1  `timescale 1ns / 1ps
2  module reg_16bit(
3
4      input load,
5      input inc,
6      input clk,
7      input [15:0] data_in,
8      output reg [15:0] data_out=0
9
10 );
11
12 always @(posedge clk)
13 begin
14     if (load)
15     begin
16         data_out <= data_in;
17     end
18
19     if (inc)
20     begin
21         data_out <= data_out + 16'b1;
22     end
23 end

```

```

23 end
24 endmodule

```

8.2.13 Register Mux

```

1  `timescale 1ns / 1ps
2  module Register_MUX(
3      input [7:0] M,
4      input [7:0] PC,
5      input [7:0] IR,
6      input [15:0] R,
7      input [15:0] R1,
8      input [15:0] R2,
9      input [15:0] R3,
10     input [15:0] R4,
11     input [15:0] R5,
12     input [15:0] AC,
13     input [3:0] B_ctrl,
14     output reg [15:0] Mux_out
15 );
16
17     always@ (B_ctrl or M or PC or R or R1 or R2 or R3 or R4 or R5 or AC or IR)
18
19     begin
20         case(B_ctrl)
21             4'b0000: Mux_out <= {8'b0,M};
22             4'b0001: Mux_out <= AC;
23             4'b0010: Mux_out <= {8'b0,PC};
24             4'b0011: Mux_out <= R;
25             4'b0100: Mux_out <= R1;
26             4'b0101: Mux_out <= R2;
27             4'b0110: Mux_out <= R3;
28             4'b0111: Mux_out <= R4;
29             4'b1000: Mux_out <= R5;
30             4'b1001: Mux_out <= {8'b0,IR};
31         endcase
32     end
33 endmodule

```

8.2.14 Top Module

```

1  `timescale 1ns / 1ps
2  module top_module(
3
4      input clock,
5      input serial_in,
6      input transmit,
7      output wire serial_out,
8      output wire finish_out,
9      output wire [7:0] ac_w
10
11 );
12
13     wire receive_finish,clk ;
14     wire wr_uart, wr_processor, write, uart_status;
15     wire [7:0] uart, processor, dram_in, pc, irom_out_p, dram_out_p, uartTX, dram_out, uart_tx;
16     wire [15:0] addr_uart, addr_processor, dram_address;
17
18     wire enable =1'b1;
19     wire finish = 1'b0;
20
21     clock_divider clock_divider1(
22         .clock(clock),
23         .enable(enable),
24         .finish(finish),
25         .clk(clk));

```



```

26
27     processor Processor(
28         .clock(clock),
29         .enable(receive_finish),
30         .irom_out(irom_out_p),
31         .dram_out(dram_out_p),
32         .finish(finish_out),
33         .dram_in(processor),
34         .address(addr_processor),
35         .write(wr_processor),
36         .pc_w(pc),
37         .acout(ac_w));
38
39     Data_Ram DRam(
40         .clock(clk),
41         .write(write),
42         .data_in(dram_in),
43         .address(dram_address),
44         .data_out(dram_out));
45
46     Instruction_Rom Irom2(
47         .clock(clk),
48         .address(pc),
49         .i_out(irom_out_p));
50
51     DRam_in_select dram_in_sel(
52         .uart(uart),
53         .processor(processor),
54         .addr_uart(addr_uart),
55         .addr_processor(addr_processor),
56         .wr_uart(~receive_finish),
57         .wr_processor(wr_processor),
58         .select(uart_status),
59         .dram_in(dram_in),
60         .dram_address(dram_address),
61         .write(write));
62
63     DRam_out_select dram_out_sel(
64         .DRam_out(dram_out),
65         .select(transmit),
66         .processor(dram_out_p),
67         .uart(uart_tx));
68
69     uart UART(
70         .Clock(clk),
71         .i_Serial(serial_in),
72         .tx_enable(transmit),
73         .dram_out(uart_tx),
74         .rx_finish(receive_finish),
75         .uart_active(uart_status),
76         .o_Serial(serial_out),
77         .dram_in(uart),
78         .dram_addr(addr_uart)
79 );
80 endmodule

```

8.2.15 UART Rx

Inspired by (<https://nandland.com/>, 2022),

```

1  `timescale 1ns / 1ps
2  module uart_rx
3      #(parameter CLKS_PER_BIT=26)
4      (
5          input i_Clock,
6          input i_Rx_Serial,
7          input i_Rx_reset,
8          output o_Rx_DV,
9          output [7:0] o_Rx_Byte

```

```

10 );
11
12
13 parameter s_IDLE = 3'b000;
14 parameter s_RX_START_BIT = 3'b001;
15 parameter s_RX_DATA_BITS = 3'b010;
16 parameter s_RX_STOP_BIT = 3'b011;
17 parameter s_CLEANUP = 3'b100;
18
19
20 reg r_Rx_Data_R = 1'b1;
21 reg r_Rx_Data = 1'b1;
22
23 reg [7:0] r_Clock_Count = 0;
24 reg [2:0] r_Bit_Index = 0;
25 reg [7:0] r_Rx_Byte = 0;
26 reg r_Rx_DV = 0;
27 reg [2:0] r_SM_Main = 0;
28 reg [7:0] a=0;
29
30 always @(posedge i_Clock)
31 begin
32     r_Rx_Data_R <= i_Rx_Serial;
33     r_Rx_Data <= r_Rx_Data_R;
34 end
35
36 always @(posedge i_Clock)
37 begin
38     case (r_SM_Main)
39         s_IDLE :
40         begin
41             r_Rx_DV <= 1'b0;
42             r_Clock_Count <= 0;
43             r_Bit_Index <= 0;
44             if (r_Rx_Data == 1'b0)
45                 r_SM_Main <= s_RX_START_BIT;
46             else r_SM_Main <= s_IDLE;
47         end
48
49         s_RX_START_BIT :
50         begin
51             if (r_Clock_Count == (CLKS_PER_BIT-1)/2)
52             begin
53                 if (r_Rx_Data == 1'b0)
54                 begin
55                     r_Clock_Count <= 0;
56                     r_SM_Main <= s_RX_DATA_BITS;
57                 end
58
59                 else r_SM_Main <= s_IDLE;
60             end
61             else
62             begin
63                 r_Clock_Count <= r_Clock_Count + 1;
64                 r_SM_Main <= s_RX_START_BIT;
65             end
66         end
67
68         s_RX_DATA_BITS :
69         begin
70             if (r_Clock_Count < CLKS_PER_BIT/2-1)
71             begin
72                 r_Clock_Count <= r_Clock_Count + 1;
73                 r_SM_Main <= s_RX_DATA_BITS;
74             end
75
76             else if (r_Clock_Count == CLKS_PER_BIT/2)
77             begin
78                 r_Clock_Count <= r_Clock_Count + 1;
79                 r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;
80             end
81
82             else if (r_Clock_Count < CLKS_PER_BIT-1)
83             begin
84                 r_Clock_Count <= r_Clock_Count + 1;
85                 r_SM_Main <= s_RX_DATA_BITS;
86

```

```

87         end
88     else
89         begin
90             r_Clock_Count <= 0;
91             r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;
92             if (r_Bit_Index < 7)
93                 begin
94                     r_Bit_Index <= r_Bit_Index+ 1;
95                     r_SM_Main <= s_RX_DATA_BITS;
96                 end
97             else
98                 begin
99                     r_Bit_Index <= 0;
100                     r_SM_Main <= s_RX_STOP_BIT;
101                 end
102             end
103         end
104     end
105 end
106
107 s_RX_STOP_BIT :
108 begin
109     if (r_Clock_Count < CLKS_PER_BIT-1)
110         begin
111             r_Clock_Count <= r_Clock_Count + 1;
112             r_SM_Main <= s_RX_STOP_BIT;
113         end
114     else
115         begin
116             r_Rx_DV <= 1;
117             r_Clock_Count <= 0;
118             r_SM_Main <= s_CLEANUP;
119         end
120     end
121 end
122
123 s_CLEANUP :
124 begin
125     r_SM_Main <= s_IDLE;
126     r_Rx_DV <= 0;
127 end
128
129 default :
130     r_SM_Main <= s_IDLE;
131 endcase
132
133 if (i_Rx_reset == 1'b1)
134     begin
135         r_Rx_Byte <= 0;
136     end
137 end
138
139 assign o_Rx_DV = r_Rx_DV;
140 assign o_Rx_Byte = r_Rx_Byte;
141
142 endmodule

```

8.2.16 UART Tx

```

1  `timescale 1ns / 1ps
2  module uart_tx
3      #(parameter CLKS_PER_BIT=26)
4      (
5          input i_Clock,
6          input i_Tx_DV,
7          input [7:0] i_Tx_Byte,
8          output o_Tx_Active,
9          output reg o_Tx_Serial,
10         output o_Tx_Done
11     );
12
13     //assign o_Tx_Serial = 1;

```

```

14 parameter s_IDLE = 3'b000;
15 parameter s_TX_START_BIT = 3'b001;
16 parameter s_TX_DATA_BITS = 3'b010;
17 parameter s_TX_STOP_BIT = 3'b011;
18 parameter s_CLEANUP = 3'b100;
19
20 reg [2:0] r_SM_Main = 0;
21 reg [7:0] r_Clock_Count = 0;
22 reg [2:0] r_Bit_Index = 0;
23 reg [7:0] r_Tx_Data = 0;
24 reg r_Tx_Done = 1'b0;
25 reg r_Tx_Active = 0;
26
27 always @(posedge i_Clock)
28 begin
29     case (r_SM_Main)
30     s_IDLE :
31         begin
32             o_Tx_Serial <= 1'b1;
33             r_Tx_Done <= 1'b0;
34             r_Clock_Count <= 0;
35             r_Bit_Index <= 0;
36             if (i_Tx_DV == 1'b1)
37                 begin
38                     r_Tx_Active <= 1'b1;
39                     r_Tx_Data <= i_Tx_Byte;
40                     r_SM_Main <= s_TX_START_BIT;
41                 end
42             else
43                 r_SM_Main <= s_IDLE;
44         end
45
46     s_TX_START_BIT :
47         begin
48             o_Tx_Serial <= 1'b0;
49             if (r_Clock_Count < CLKS_PER_BIT-1)
50                 begin
51                     r_Clock_Count <= r_Clock_Count + 1;
52                     r_SM_Main <= s_TX_START_BIT;
53                 end
54             else
55                 begin r_Clock_Count <= 0;
56                     r_SM_Main <= s_TX_DATA_BITS;
57                 end
58         end
59
60     s_TX_DATA_BITS :
61         begin
62             o_Tx_Serial <= r_Tx_Data[r_Bit_Index];
63             if (r_Clock_Count < CLKS_PER_BIT-1)
64                 begin
65                     r_Clock_Count <= r_Clock_Count + 1;
66                     r_SM_Main <= s_TX_DATA_BITS;
67                 end
68             else
69                 begin
70                     r_Clock_Count <= 0;
71                     if (r_Bit_Index < 7)
72                         begin
73                             r_Bit_Index <= r_Bit_Index + 1;
74                             r_SM_Main <= s_TX_DATA_BITS;
75                         end
76                     else
77                         begin
78                             r_Bit_Index <= 0;
79                             r_SM_Main <= s_TX_STOP_BIT;
80                         end
81                 end
82         end
83
84     s_TX_STOP_BIT :
85         begin
86             o_Tx_Serial <= 1'b1;
87             if (r_Clock_Count < CLKS_PER_BIT-1)

```

```

91         begin
92             r_Clock_Count <= r_Clock_Count + 1;
93             r_SM_Main <= s_TX_STOP_BIT;
94         end
95
96         else
97         begin
98             r_Tx_Done <= 1'b1;
99             r_Clock_Count <= 0;
100             r_SM_Main <= s_CLEANUP;
101             r_Tx_Active <= 1'b0;
102         end
103     end
104
105     s_CLEANUP :
106     begin
107         r_Tx_Done <= 1'b1;
108         r_SM_Main <= s_IDLE;
109     end
110
111     default :
112         r_SM_Main <= s_IDLE;
113
114 endcase
115
116 end
117
118 assign o_Tx_Active = r_Tx_Active;
119 assign o_Tx_Done = r_Tx_Done;
120
121 endmodule

```

8.2.17 UART

```

1  `timescale 1ns / 1ps
2  module uart(
3      input Clock,
4      input i_Serial,
5      input tx_enable,
6      input [7:0] dram_out,
7      output reg rx_finish,
8      output reg uart_active,
9      output o_Serial,
10     output reg [7:0] dram_in,
11     output [15:0] dram_addr
12 );
13
14     parameter Rx_Active=3'b000;
15     parameter Rx_Done=3'b001;
16     parameter Tx_Active=3'b010;
17     parameter Tx_Done=3'b011;
18
19     wire data_valid;
20     wire [7:0] data_in;
21     wire [7:0] data_out;
22     wire tx_done;
23
24     reg [2:0] state=Rx_Active;
25     reg [15:0] address=16'd0;
26     reg tx_dv=1'b0;
27     reg addr_inc=0;
28     reg [7:0] add_inc=0;
29
30     uart_rx #(.CLKS_PER_BIT(26))RX
31     (.i_Clock(clock),
32     .i_Rx_Serial(i_Serial),
33     .i_Rx_reset(1'b0),
34     .o_Rx_DV(data_valid),
35     .o_Rx_Byte(data_in) );
36
37     uart_tx #(.CLKS_PER_BIT(26))TX
38     (.i_Clock(clock),

```

```

39     .i_Tx_DV(tx_dv),
40     .i_Tx_Byte(dram_out),
41     .o_Tx_Serial(o_Serial),
42     .o_Tx_Done(tx_done) );
43
44     initial
45     begin
46         rx_finish=0;
47         uart_active=0;
48     end
49
50     always @(posedge clock)
51     begin
52         case (state)
53             Rx_Active:
54                 begin
55                     if (address<16'd65535 && data_valid==1)
56                     begin
57                         dram_in<=data_in;
58                         addr_inc<=1;
59                     end
60
61                     else if(address<16'd65535 && addr_inc==1)
62                     begin
63                         address<=address+16'd1;
64                         addr_inc<=0;
65                     end
66
67                     else if(address==16'd65535 && data_valid==1)
68                     begin
69                         dram_in<=data_in;
70                         state<=Rx_Done;
71                         address<=16'd0;
72                     end
73                 end
74
75             Rx_Done:
76                 begin
77                     rx_finish<=1;
78                     uart_active<=1;
79                     if (tx_enable==1)
80                     begin
81                         state<=Tx_Active;
82                         address<=16'd0;
83                         uart_active<=0;
84                     end
85                 end
86
87             Tx_Active:
88                 begin
89                     if (address<=16'd65535 && tx_dv==1'b0)
90                     begin
91                         tx_dv<=1'b1;
92                     end
93
94                     else if(address<16'd65535 && tx_done==1'b1)
95                     begin
96                         tx_dv<=1'b0; address<=address+16'd1;
97                     end
98
99                     else if (address==16'd65535 && tx_done==1'b1)
100                    begin
101                        state<=Tx_Done;
102                    end
103                end
104
105             Tx_Done:
106                 begin
107                     tx_dv<=1'b0;
108                     address<=16'd0;
109                     rx_finish<=1'b0;
110                 end
111            endcase
112        end
113
114        assign dram_addr=address;
115

```

```
116 endmodule
```

8.3 Test-bench codes

8.3.1 ALU_tb

```
1 module ALU_tb();
2     reg [15:0] a_bus;
3     reg [15:0] b_bus;
4     reg [3:0] op_code;
5     wire [15:0] c_bus;
6     wire z_flag;
7
8     ALU dut(.a_bus(a_bus), .b_bus(b_bus), .c_bus(c_bus), .op_code(op_code), .z_flag(z_flag));
9     //Clock
10    //always begin
11    //  clk = 1; #10; clk = 0; #10;
12    //end
13
14    //Test Case 01
15    initial begin
16        //a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b0000;
17        //$display("Expected output: %d, actual output: %d",100, data_in);
18        //50;
19        a_bus = 16'd6; b_bus = 16'd6; op_code = 4'b0001;
20        #100;
21        a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b0111;
22        #50;
23        a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b1000;
24        #50;
25        a_bus = 16'd6; b_bus = 16'd5; op_code = 4'b1001;
26        #50;
27        $finish;
28    end
29
30 endmodule //alu_TB
31
```

8.3.2 AR_tb

```
1 module AR_tb();
2     reg load;
3     reg clk;
4     reg [15:0] data_in;
5     wire [15:0] data_out;
6
7     AR dut(.clk(clk), .load(load), .data_in(data_in), .data_out(data_out));
8     //Clock
9     always begin
10        clk = 1; #10; clk = 0; #10;
11    end
12
13    //Test Case 01
14    initial begin
15        load = 1; data_in = 8'd100;
16        #50;
17        load = 0; data_in = 8'd120;
18        #50;
19        load = 1;
20        #50;
21        $finish;
22    end
23
24
```

```
25 endmodule //AR_TB
```

8.3.3 Clock_Divider_tb

```

1  `timescale 1ns / 1ps
2  module clock_divider_tb();
3      reg enable;
4      reg finish;
5      reg clock;
6      wire clk;
7
8      clock_divider dut(.clock(clock), .enable(enable), .finish(finish), .clk(clk));
9      //Clock
10     always begin
11         clock = 1; #10; clock = 0; #10;
12     end
13
14     //Test Case 01
15     initial begin
16         enable = 1; finish = 0;
17         #100;
18         enable = 1; finish = 1;
19         #100;
20         enable = 0; finish = 1;
21         #100;
22         //$finish;
23     end
24
25 endmodule //clock_divider_TB

```

8.3.4 Control_Unit_tb

```

1  module Control_Unit_tb();
2      reg i_clock;
3      reg [7:0] instruction;
4      reg z;
5      wire Mem_write;
6      wire IR_enable;
7      wire finish;
8      wire [3:0] read_enable ;
9      wire [8:0] write_enable;
10     wire [3:0] alu_op;
11     wire [7:0] inc_enable;
12
13     Control_Unit dut(.i_clock(i_clock), .instruction(instruction), .z(z), .Mem_write(Mem_write),
14         .IR_enable(IR_enable), .finish(finish), .read_enable(read_enable),
15         .write_enable(write_enable), .alu_op(alu_op), .inc_enable(inc_enable));
16
17     //Clock
18     always begin
19         i_clock = 1; #10; i_clock = 0; #10;
20     end
21
22     //Test Case 01
23     initial begin
24         instruction = 8'd21; z = 0;
25         // $display("Expected output: %d, actual output: %d",100, data_in);
26         #100;
27         instruction = 8'd20; z = 0;
28         #100;
29         instruction = 8'd25; z = 1;
30         #100;
31         $finish;
32     end

```



```
32 endmodule //Control_Unit_TB
```

8.3.5 DRAM_in_select_tb

```
1 module DRam_in_select_tb();
2
3     reg [7:0] uart;
4     reg [7:0] processor;
5     reg [15:0] addr_uart;
6     reg [15:0] addr_processor;
7     reg wr_uart;
8     reg wr_processor;
9     reg select;
10    wire [7:0] dram_in;
11    wire [15:0] dram_address;
12    wire write;
13
14    DRam_in_select dut(.uart(uart), .processor(processor), .addr_uart(addr_uart),
15                      .addr_processor(addr_processor), .wr_uart(wr_uart), .wr_processor(wr_processor),
16                      .select(select), .dram_in(dram_in), .dram_address(dram_address), .write(write));
17
18    //Clock
19    //always begin
20    //    clk = 1; #10; clk = 0; #10;
21    //end
22
23    //Test Case 01
24    initial begin
25        uart = 8'd120; select = 1; processor = 8'd100; addr_uart = 16'd110; addr_processor =
26        16'd130; wr_uart= 0; wr_processor = 1;
27        //    $display("Expected output: %d, actual output: %d",100, data_in);
28        #50;
29        uart = 8'd120; select = 0; processor = 8'd100; addr_uart = 16'd110; addr_processor =
30        16'd130; wr_uart= 0; wr_processor = 1;
31        #50;
32        $finish;
33    end
34
35 endmodule //DRam_out_TB
```

8.3.6 DRAM_out_select_tb

```
1 module DRam_out_tb();
2     reg [7:0] DRam_out;
3     reg select;
4     wire [7:0] processor;
5     wire [7:0] uart;
6
7     DRam_out_select dut(.DRam_out(DRam_out), .select(select), .processor(processor), .uart(uart));
8     //Clock
9     //always begin
10    //    clk = 1; #10; clk = 0; #10;
11    //end
12
13    //Test Case 01
14    initial begin
15        DRam_out = 8'd120; select = 1;
16        //    $display("Expected output: %d, actual output: %d",100, data_in);
17        #50;
18        select = 0; DRam_out = 8'd100;
19        #50;
20        $finish;
21    end
22
23
24 endmodule //DRam_out_TB
```

8.3.7 DRAM_tb

```
1 `timescale 1ns / 1ps
2 module Data_Ram_tb();
3     reg clock;
4     reg write;
5     reg [15:0] address;
6     reg [7:0] data_in;
7     wire [7:0] data_out;
8
9     Data_Ram dut(.clock(clock), .write(write), .data_in(data_in), .address(address),
10                 .data_out(data_out));
11
12     //Clock
13     always begin
14         clock = 1; #10; clock = 0; #10;
15     end
16
17     //Test Case 01
18     initial begin
19         write = 1; address = 16'd120; data_in = 8'd100;
20         #50;
21         write = 0; address = 16'd120; data_in = 8'd110;
22         #50;
23         write = 1;
24         #50;
25         write = 0;
26         #50;
27         $finish;
28     end
29 endmodule //Data_Ram_TB
```

8.3.8 Instruction_Rom_tb

```
1 module Instruction_Rom_tb();
2     reg clock;
3     reg [7:0] address;
4     wire [7:0] i_out;
5
6     Instruction_Rom dut(.clock(clock), .address(address), .i_out(i_out));
7
8     //Clock
9     always begin
10         clock = 1; #10; clock = 0; #10;
11     end
12
13     //Test Case 01
14     initial begin
15         address = 8'd100;
16         // $display("Expected output: %d, actual output: %d",100, data_in);
17         #50;
18         address = 8'd70;
19         #50;
20         address = 8'd110;
21         #50;
22         $finish;
23     end
24 endmodule //Instruction_Rom_TB
```

8.3.9 IR_tb

```
1 module IR_tb();
2     reg fetch;
```

```

3  reg clk;
4  reg [7:0] i_in;
5  wire [7:0] i_out;
6
7  IR dut(.clk(clk), .fetch(fetch), .i_in(i_in), .i_out(i_out));
8  //Clock
9  always begin
10     clk = 1; #10; clk = 0; #10;
11 end
12
13 //Test Case 01
14 initial begin
15     fetch = 0; i_in = 8'd100;
16 //     $display("Expected output: %d, actual output: %d",100, data_in);
17     #50;
18     fetch = 1;
19     #50;
20     $finish;
21 end
22
23
24 endmodule //IR_TB

```

8.3.10 PC_tb

```

1  module PC_tb();
2  reg load;
3  reg inc;
4  reg clk;
5  reg [7:0] data_in;
6  wire [7:0] data_out;
7
8  PC dut(.clk(clk), .load(load), .inc(inc), .data_in(data_in), .data_out(data_out));
9  //Clock
10 always begin
11     clk = 1; #10; clk = 0; #10;
12 end
13
14 //Test Case 01
15 initial begin
16     load = 1; inc = 1; data_in = 8'd100;
17 //     $display("Expected output: %d, actual output: %d",100, data_in);
18     #50;
19     load = 1; inc = 0; data_in = 8'd120;
20     #50;
21     load = 0; inc = 0;
22     #50;
23     load = 0; inc = 1;
24     #50;
25     load = 1; inc = 1;
26     #50;
27     $finish;
28 end
29
30
31 endmodule //PC_TB

```

8.3.11 Processor_tb

```

1  module processor_tb();
2  reg clock;
3  reg enable;
4  reg [7:0] dram_out;
5  reg [7:0] irom_out;
6  wire [15:0] address;
7  wire [7:0] dram_in;

```

```

8  wire finish;
9  wire write;
10 wire [7:0] acout;
11 wire [7:0] pc_w;
12
13 processor dut(.clock(clock), .enable(enable), .dram_out(dram_out), .irom_out(irom_out),
    .address(address), .dram_in(dram_in), .finish(finish), .write(write), .acout(acout),
    .pc_w(pc_w));
14 //Clock
15 always begin
16     clock = 1; #10; clock = 0; #10;
17 end
18
19 //Test Case 01
20 initial begin
21     dram_out = 8'd21; enable = 1; irom_out = 8'd25;
22 //     $display("Expected output: %d, actual output: %d",100, data_in);
23     #50;
24     dram_out = 8'd21; enable = 0; irom_out = 8'd25;
25     #50;
26     dram_out = 8'd21; enable = 1;
27     #50;
28     $finish;
29 end
30
31
32 endmodule //processor_TB

```

8.3.12 16_bit_register_tb

```

1  `timescale 1ns / 1ps
2  module reg_16bit_tb();
3      reg load;
4      reg inc;
5      reg clk;
6      reg [15:0] data_in;
7      wire [15:0] data_out;
8
9      reg_16bit dut(.clk(clk), .load(load), .inc(inc), .data_in(data_in), .data_out(data_out));
10 //Clock
11 always begin
12     clk = 1; #10; clk = 0; #10;
13 end
14
15 //Test Case 01
16 initial begin
17     load = 0; inc = 0; data_in = 8'd100;
18 //     $display("Expected output: %d, actual output: %d",100, data_in);
19     #50;
20     load = 1; inc = 0;
21     #50;
22     load = 1; inc = 1;
23     #50;
24     load = 0; inc = 1;
25     #50;
26     load = 1; inc = 0;
27     #50;
28     $finish;
29 end
30
31
32 endmodule //reg_16_bit_TB

```

8.3.13 Register_Mux_tb

```

1  module Register_MUX_tb();

```

```

2  reg [7:0] M;
3  reg [7:0] PC;
4  reg [7:0] IR;
5  reg [15:0] R;
6  reg [15:0] R1;
7  reg [15:0] R2;
8  reg [15:0] R3;
9  reg [15:0] R4;
10 reg [15:0] R5;
11 reg [15:0] AC;
12 reg [3:0] B_ctrl;
13 wire [15:0] Mux_out;
14
15 Register_MUX dut(.M(M), .PC(PC), .IR(IR), .R(R), .R1(R1), .R2(R2), .R3(R3), .R4(R4), .R5(R5),
    .AC(AC), .B_ctrl(B_ctrl), .Mux_out(Mux_out));
16 //Clock
17 //always begin
18 //  clk = 1; #10; clk = 0; #10;
19 //end
20
21 //Test Case 01
22 initial begin
23   M = 0; PC = 0; IR = 0; R = 0; R1 = 0;R2 =0 ;R3 = 0;R4 = 0;R5 = 0;AC = 16'd100;B_ctrl =
    4'b0001;// $display("Expected output: %d, actual output: %d",100, data_in);
24   #50;
25   M = 0; PC = 0; IR = 8'd110; R = 0; R1 = 0;R2 =0 ;R3 = 0;R4 = 16'b0111;R5 = 0;AC = 0;B_ctrl
    = 4'b1001;// $display("Expected output: %d, actual output: %d",100, data_in);
26   #50;
27   $finish;
28 end
29
30
31 endmodule //Register_MUX_TB

```

8.3.14 Top_Module_tb

```

1  module top_module_tb();
2  reg clock;
3  reg serial_in;
4  reg transmit;
5  wire serial_out;
6  wire finish_out;
7  wire [7:0] ac_w;
8
9
10 top_module dut(.clock(clock), .serial_in(serial_in), .transmit(transmit),
    .serial_out(serial_out), .finish_out(finish_out), .ac_w(ac_w));
11 //Clock
12 always begin
13   clock = 1; #10; clock = 0; #10;
14 end
15
16 //Test Cases - Experimental
17 initial begin
18   serial_in = 0; transmit = 1;
19   // $display("Expected output: %d, actual output: %d",100, data_in);
20   #500;
21   serial_in = 1; transmit = 1;
22   #500;
23   serial_in = 0; transmit = 0;
24   #50;
25   $finish;
26 end
27
28
29 endmodule //top_module_TB

```

8.3.15 UART_tb

```
1 `timescale 1ns/10ps
2
3 //`include "uart_tx.v"
4 //`include "uart_rx.v"
5
6 module uart_tb ();
7
8     // Testbench uses a 10 MHz clock
9     // Want to interface to 115200 baud UART
10    // 10000000 / 115200 = 87 Clocks Per Bit.
11    parameter c_CLOCK_PERIOD_NS = 100;
12    parameter c_CLKS_PER_BIT = 87;
13    parameter c_BIT_PERIOD = 8600;
14
15    reg r_Clock = 0;
16    reg r_Tx_DV = 0;
17    wire w_Tx_Done;
18    reg [7:0] r_Tx_Byte = 0;
19    reg r_Rx_Serial = 1;
20    wire [7:0] w_Rx_Byte;
21
22
23    // Takes in input byte and serializes it
24    task UART_WRITE_BYTE;
25        input [7:0] i_Data;
26        integer ii;
27        begin
28
29            // Send Start Bit
30            r_Rx_Serial <= 1'b0;
31            #(c_BIT_PERIOD);
32            #1000;
33
34
35            // Send Data Byte
36            for (ii=0; ii<8; ii=ii+1)
37                begin
38                    r_Rx_Serial <= i_Data[ii];
39                    #(c_BIT_PERIOD);
40                end
41
42            // Send Stop Bit
43            r_Rx_Serial <= 1'b1;
44            #(c_BIT_PERIOD);
45        end
46    endtask // UART_WRITE_BYTE
47
48
49    uart_rx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_RX_INST
50        (.i_Clock(r_Clock),
51         .i_Rx_Serial(r_Rx_Serial),
52         .o_Rx_DV(),
53         .o_Rx_Byte(w_Rx_Byte)
54        );
55
56    uart_tx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_TX_INST
57        (.i_Clock(r_Clock),
58         .i_Tx_DV(r_Tx_DV),
59         .i_Tx_Byte(r_Tx_Byte),
60         .o_Tx_Active(),
61         .o_Tx_Serial(),
62         .o_Tx_Done(w_Tx_Done)
63        );
64
65
66    always
67        #(c_CLOCK_PERIOD_NS/2) r_Clock <= !r_Clock;
68
69
70    // Main Testing:
71    initial
72        begin
73
```

```

74 // Tell UART to send a command (exercise Tx)
75 @(posedge r_Clock);
76 @(posedge r_Clock);
77 r_Tx_DV <= 1'b1;
78 r_Tx_Byte <= 8'hAB;
79 @(posedge r_Clock);
80 r_Tx_DV <= 1'b0;
81 @(posedge w_Tx_Done);
82
83 // Send a command to the UART (exercise Rx)
84 @(posedge r_Clock);
85 UART_WRITE_BYTE(8'h3F);
86 @(posedge r_Clock);
87
88 // Check that the correct command was received
89 if (w_Rx_Byte == 8'h3F)
90     $display("Test Passed - Correct Byte Received");
91 else
92     $display("Test Failed - Incorrect Byte Received");
93
94 end
95
96 endmodule

```