## Single-Byte Write Sequence Master S AD+W RA DATA

	Slave			ACK	ACK	ACK	
Е	Burst Write	e Se	quence				

Master	S	AD+W		RA		DATA		DATA		Р
Slave			ACK		ACK		ACK		ACK	

## Single-Byte Read Sequence

Ī	Master	S	AD+W		RA		S	AD+R			NACK	Р
Ī	Slave			ACK		ACK			ACK	DATA		

F	Burst Read	4 92	anuence						
_	Juist Neat	<i>a</i> 00	quence						
	Master	S	AD+W	RA	S	AD+R		ACK	

Master	S	AD+

Slave

Ι	AD+W	
Ī		ACK



**ACK** 

DATA



DATA



RA	



**ACK** 

Signal	Description
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I <sup>2</sup> C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the 9 <sup>th</sup> clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9 <sup>th</sup> clock cycle
RA	MPU-9150 internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high