# CHAPTER 3: A TOP-LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

### TRUE OR FALSE

T	F	<ol> <li>At a top level, a computer consists of CPU, memory, and I/O components.</li> </ol>
T	F	2. The basic function of a computer is to execute programs.
T	F	3. Program execution consists of repeating the process of instruction fetch and instruction execution.
T	F	4. Interrupts do not improve processing efficiency.
T	F	5. An I/O module cannot exchange data directly with the processor.
Т	F	6. A key characteristic of a bus is that it is not a shared transmission medium.
T	F	7. Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.
Т	F	8. In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay.
Т	F	9. It is not possible to connect I/O controllers directly onto the system bus.
T	F	10. The method of using the same lines for multiple purposes is known as <i>time multiplexing</i> .
T	F	11. Timing refers to the way in which events are coordinated on the bus.
T	F	12. With asynchronous timing the occurrence of events on the bus is determined by a clock.
Т	F	13. Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device
Т	F	performance.  14. The unit of transfer at the link layer is a <i>phit</i> and the unit transfer

at the physical layer is a flit.

T F 15. A key requirement for PCIe is high capacity to support the needs of higher data rate I/O devices such as Gigabit Ethernet.

### **MULTIPLE CHOICE**

1.	Virtually all contemporary computer designs are based on concepts developed by at the Institute for Advanced Studies, Princeton.		
	A. John Maulchy	B. John von Neumann	
	C. Herman Hollerith	D. John Eckert	
2.	The von Neumann architecture is	based on which concept?	
	A. data and instructions a	re stored in a single read-write memory	
	B. the contents of this men	nory are addressable by location	
	C. execution occurs in a se	equential fashion	
	D. all of the above		
3.	A sequence of codes or instruction	ns is called	
	A. software	B. memory	
	C. an interconnect	D. a register	
4.	The processing required for a sing	gle instruction is called a(n) cycle.	
	A. execute	B. fetch	
	C. instruction	D. packet	
5.	A(n) is generated by a fail parity error.	ure such as power failure or memory	
	A. I/O interrupt	B. hardware failure interrupt	
	C. timer interrupt	D. program interrupt	
6.	A(n) is generated by some instruction execution.	e condition that occurs as a result of an	

# Computer Organization and Architecture, 9th Edition, by William Stallings

	A. timer interrupt	B. I/O interrupt			
	C. program interrupt	D. hardware failure interrupt			
7. The ir	nterconnection structure mu	st support which transfer?			
	A. memory to processor				
	B. processor to memory				
	C. I/O to or from memory				
	D. all of the above				
	that connects major comput a	er components (processor, memory, I/O) is			
	A. system bus	B. address bus			
	C. data bus	D. control bus			
	are used to designate ata bus.	e the source or destination of the data on			
	A. system lines	B. data lines			
	C. control lines	D. address lines			
10. The data lines provide a path for moving data among system modules and are collectively called the					
	A. control bus	B. address bus			
	C. data bus	D. system bus			
	is the high-level set of reen devices.	rules for exchanging packets of data			
	A. bus	B. protocol			
	C. packet	D. QPI			
	data path consists of a pair o mits data one bit at a time.	f wires (referred to as a) that			

Computer Organization and Architecture, 9th Edition, by William Stallings

	Λ	lane	B. path	
			•	
	C.	line	D. bus	
13				requests from the software above the TL smission to a destination via the link
	A	transaction layer	В	. root layer
	C.	configuration laye	er D	. transport layer
14	. The TL s	upports which of th	ne follow	ng address spaces?
	A.	memory		
	В.	I/O		
	C.	message		
	D	. all of the above		
15	-	layer is use across the available		ermine the course that a packet will interconnects.
	A	link	B. proto	col
	C.	routing	D. physi	cal
SHOR	T ANSWE	R		
1.	A write.	register specifies	s the add	ress in memory for the next read or
2.		_ register contains read from memory		to be written into memory or receives
3.	The mos	t common classes o	f interru	pts are: program, timer, I/O and
4.				by a timer within the processor and rm certain functions on a regular basis.
5.	completi			y an I/O controller to signal normal service from the processor, or to signal a

This study source was downloaded by 100000845172681 from CourseHero.com on 04-08-2022 16:55:33 GMT -05:00

6.	A interrupt simply means that the processor can and will ignore that interrupt request signal.				
7.	7. The collection of paths connecting the various modules is structure.	The collection of paths connecting the various modules is called the structure.			
8.	8. A is a communication pathway connecting two or	r more devices.			
9.	The lines are used to control the access to and the use of the data and address lines.				
10	10. Bus lines can be separated into two generic types:	and multiplexed.			
11	11. With timing the occurrence of one event on a bu depends on the occurrence of a previous event.	s follows and			
12	12. With transmission signals are transmitted as a cu down one conductor and returns on the other.	rrent that travels			
13	13. The QPI link layer performs two key functions: flow control and control.				
14	14. The is a popular high-bandwidth, processor-independent bus that can function as a mezzanine or peripheral bus.				
15.	15. The function is needed to ensure that a sending QPI entity does not overwhelm a receiving QPI entity by sending data faster than the receiver can process the data and clear buffers for more incoming data.				
Answe	wers				
TRUE	JE OR FALSE				
	1. T 2. T				
	3. T 4. F				
	5. F 6. F				
	7. T 8. T				
	9. F 10. T				
	11. T 12. F				
	13. T 14. F 15. T				
	13. 1				
MULT	LTIPLE CHOICE				

2.

D

В

1.

# Computer Organization and Architecture, 9th Edition, by William Stallings

3.	A	4. C
5.	В	6. C
7.	D	8. A
9.	D	10. C
11.	В	12. A
13.	A	14. D
15.	С	16.

#### **SHORT ANSWER**

1	memory address (MAR)	2.	memory buffer (MBR)
- 1.		۷.	` ` `
3.	hardware failure	4.	timer
5.	I/O	6.	disabled
7.	interconnection	8.	bus
9.	control	10.	dedicated
11.	asynchronous	12.	balanced
13.	error	14.	peripheral component
			interconnect (PCI)
15.	flow control		