```
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
-->
Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
-->
Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
-->
Reading design: Test.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
    6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
        9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
* Synthesis Options Summary *
______
---- Source Parameters
Input File Name
                                  : "Test.prj"
Input Format
                                  : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
                                  : "Test"
Output File Name
                                  : NGC
Output Format
Target Device
                                  : xc3s100e-4-cp132
---- Source Options
Top Module Name : Test
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Mux Style : Auto
Decoder Extraction : YES
Priority Encoder Extraction : Yes
```

Shift Register Extraction	: YES					
Logical Shifter Extraction	: YES					
XOR Collapsing	: YES					
ROM Style	: Auto					
Mux Extraction	: Yes					
Resource Sharing	: YES					
Asynchronous To Synchronous						
Multiplier Style	: Auto					
Automatic Register Balancing	: No					
Target Options						
Add IO Buffers	: YES					
Global Maximum Fanout	: 500					
Add Generic Clock Buffer (BUFG)						
Register Duplication	: YES					
Slice Packing	: YES					
Optimize Instantiated Primitives	: NO					
Use Clock Enable	: Yes					
Use Synchronous Set	: Yes					
Use Synchronous Reset	: Yes					
Pack IO Registers into IOBs						
Equivalent register Removal	: YES					
General Options						
Optimization Goal	: Speed					
Optimization Effort	: 1					
Keep Hierarchy	: No					
Netlist Hierarchy	: As_Optimized					
RTL Output	: Yes					
Global Optimization	: AllClockNets					
Read Cores	: YES					
Write Timing Constraints	: NO					
Cross Clock Analysis	: NO					
Hierarchy Separator	: /					
Bus Delimiter	: <>					
Case Specifier	: Maintain					
Slice Utilization Ratio	: 100					
BRAM Utilization Ratio	: 100					
Verilog 2001	: YES					
Auto BRAM Packing	: NO					
Slice Utilization Ratio Delta	: 5					
		==				
* HDL Compilation *						
Compiling verilog file "Test.v" ir						
Module <test> compiled</test>						
No errors in compilation						
Analysis of file <"Test.prj"> succ	ceeded.					
		==				
* Design Hierarchy Analysis *						
		==				
Analyzing hierarchy for module <te< td=""><td>est> in library <work>.</work></td><td></td></te<>	est> in library <work>.</work>					

*	HDL Analysis	*
Analyzing top module <test></test>	module <test>. is correct for synthesis.</test>	===
*	HDL Synthesis	=== *
=========		===
Performing bid	irectional port resolution	
Synthesizing Un Related son Unit <test> syn</test>	urce file is "Test.v".	
HDL Synthesis		===
Found no macro		===
*	Advanced HDL Synthesis	=== *
========		===
Advanced HDL S	ynthesis Report	===
Found no macro		===
*	Low Level Synthesis	=== * ===
Optimizing uni	: <test></test>	
	nations otimizing final netlist straint ratio of 100 (+ 5) on block Test, actual ratio is	s 0.
Final Macro Pro	ocessing	
Final Register	Report	===
Found no macro		===
*	Partition Report	=== *
Partition Imple	ementation Status	===

No Partitions were found in this design.

*	Final	Report						
		_		====			======	
Final Results								
RTL Top Level Output File Nam				r				
Op Level Output File Name Output Format		: Test : NGC						
Optimization Goal		: Spee	Ь					
Geep Hierarchy		: No	u.					
Design Statistics								
: IOs		: 5						
ell Usage :								
BELS		: 2						
INV		: 1						
LUT3		: 1						
IO Buffers		: 5						
IBUF		: 3						
OBUF		: 2						
Number of Slices: Number of 4 input LUTs:	? – 4					960 1920	0 % 0 %	
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs:	2-4			out	of			
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs:		design	2 5 5	out	of	1920	0%	
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Partition Resource Summary: No Partitions were found in	n this	-	2 5 5 5	out	of of	1920 83	0% 6%	
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Partition Resource Summary: No Partitions were found in	this RE ONL	===== Y A SYN ION PLE	2 5 5	out out	of of =====	1920 83	0% 6%	
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Partition Resource Summary: No Partitions were found in IMING REPORT TOTE: THESE TIMING NUMBERS AF	this RE ONL	===== Y A SYN ION PLE	2 5 5	out out	of of =====	1920 83	0% 6%	
Number of Slices: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Partition Resource Summary: No Partitions were found in IMING REPORT TOTE: THESE TIMING NUMBERS AF FOR ACCURATE TIMING INE GENERATED AFTER PLACE-	this RE ONL CORMAT	Y A SYN ION PLE UTE.	2 5 5	out out	of of =====	1920 83	0% 6%	

Timing Summary:
----Speed Grade: -4

Minimum period: No path found

Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found

Maximum combinational path delay: 6.236ns

Timing Detail:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 4 / 2

Delay: 6.236ns (Levels of Logic = 3)

Source: C (PAD)
Destination: D (PAD)

Data Path: C to D

aca racm. o co b				
		Gate	Net	
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
IBUF:I->O	2	1.218	0.622	C_IBUF (C_IBUF)
LUT3:I0->0	1	0.704	0.420	D1 (D_OBUF)
OBUF:I->O		3.272		D_OBUF (D)
Total		6.236ns	(5.194	ns logic, 1.042ns route)

(83.3% logic, 16.7% route)

Total REAL time to Xst completion: 4.00 secs Total CPU time to Xst completion: 3.57 secs

-->

Total memory usage is 509760 kilobytes

Number of errors : 0 (0 filtered) Number of warnings : 0 (0 filtered) Number of infos : 0 (0 filtered)