

Maulik Patel, Ojas Anand, and David Luria

EECE 2060C – 002

November 9, 2017

Post-Lab Report

Laboratory 6: A Simple ALU Implemented Using the Basys FPGA Board

Design Specification

Design a 3-bit ALU with signed 2's complement implementation that will respond correctly to the following instructions:

- When instruction $\text{Ins}[1:0] = 00$ – ALU performs $S[2:0] = A[2:0] + B[2:0]$
- When instruction $\text{Ins}[1:0] = 01$ – ALU has $S[2:0] =$ number of logic 1 bits in input A
- When instruction $\text{Ins}[1:0] = 10$ – ALU performs $S[2:0] = A \& B$
- When instruction $\text{Ins}[1:0] = 11$ – ALU performs left rotation for input A

Implementation

- Top Module:



```
1 //***** LAB 7 Top *****/
2 //*****
3 // Computer
4 // Engineer:
5 //
6 // Create Date: 09:31:54 10/26/2017
7 // Design Name:
8 // Module Name: mALUStructure
9 // Project Name:
10 // Target Device:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //*****
21 module mALUStructure(ins, A, B, S, OV, Cout);
22 input [1:0] ins;
23 input [2:0] A, B;
24 output reg [2:0] S;
25 output reg OV, Cout;
26 reg [3:0] temp = 0;
27 integer i;
28
29 always @(ins, A, B)
30 begin
31     OV = 1'b0;
32     Cout = 1'b0;
33
34     case (ins)
35         2'b00:
36             begin //Instruction A+B
37                 temp = A + B;
38                 Cout = temp[3];
39                 S = temp[2:0];
40                 OV = (A[2]==B[2]) & (A[2]!=S[2]);
41             end
42         2'b01:
43             begin //Instruction for counting the number of bits with logic 1 in input A
44                 S = A[2] + A[1] + A[0];
45             end
46         2'b10:
47             begin //Instruction for A AND B
48                 S = A & B;
49             end
50         2'b11:
51             begin //Instruction for left rotation for input A
52                 i = A[2];
53                 S = A << 1;
54                 S[0] = i;
55             end
56     endcase
57 end
58 endmodule
```

- mALU Module:
- neg2pos Module:

- bcd7seg:
- Testbench:

Results

- Week 1:



Contributions

- Week 1:

	Requirements	Design	Simulation	Test	Implementation	Report
David Luria	35%	7%	30%	40%	35%	20%
Maulik Patel	30%	75%	30%	30%	30%	20%
Ojas Anand	35%	8%	40%	30%	35%	60%