Maulik Patel, Ojas Anand, and David Luria EECE 2060C – 002 November 9, 2017 Post-Lab Report

Laboratory 6: A Simple ALU Implemented Using the Basys FPGA Board

Design Specification

Design a 3-bit ALU with signed 2's complement implementation that will respond correctly to the following instructions:

- When instruction Ins[1:0] = 00 ALU preforms S[2:0] = A[2:0] + B[2:0]
- When instruction Ins[1:0] = 01 ALU has S[2:0] = number of logic 1 bits in input A
- When instruction Ins[1:0] = 10 ALU preforms S[2:0] = A & B
- When instruction Ins[1:0] = 11 ALU preforms left rotation for input A

Implementation

• Top Module:

- mALU Module:
- neg2pos Module:

- <u>bcd7seg:</u>
- <u>Testbench:</u>

Results

• <u>Week 1:</u>

				[100,000 ns]								
Name		Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
▶ □	§ S[2:0]	011	000	01	1		010		*	0	01	
12	ov	0										
12	Cout	0										
▶ ■	ins[1:0]	00	<u> </u>	00		<u> </u>	10		K		1	
▶ ■	,	010	000	01		<u> </u>	110		K	1	00	
	B[2:0]	001	000	00	1	(010			
			X1: 100.000 ns									



Contributions

• <u>Week 1:</u>

	Requirements	Design	Simulation	Test	Implementation	Report
David Luria	35%	7%	30%	40%	35%	20%
Maulik Patel	30%	75%	30%	30%	30%	20%
Ojas Anand	35%	8%	40%	30%	35%	60%