

1cmolp

Circuit

AB

00 01 11 10

00	1		
01		1	
11	1	1	1
10	1		

simplified logic

A)  $\overline{C} \overline{A} \overline{B} + C \overline{A} B + C \overline{A} B + C \overline{A} B + C \overline{A} B = f$

SoQ 1cmolp


A) Using logic:  $\prod M(4,5,6) = (\overline{x}_1 + x_2 + x_3)(\overline{x}_1 + x_2 + \overline{x}_3)(\overline{x}_1 + \overline{x}_2 + x_3) = \overline{F}(1)$

B)  $= (0100)(0101)(0110) / M4 = \text{location of zero} / (x_1, x_2, x_3)$

$x_1, x_2$	00	01	11	10
$x_3$	0	1	1	0
	1	1	1	1

is inverted, 2e 0cmolp

C) simplified logic:  $f = (\overline{x}_1 + x_2) / (\overline{x}_1 + x_3)$




XOR boolean algebra

$x \oplus 0 = x$   
 $x \oplus 1 = \overline{x}$   
 $x \oplus x = 0$   
 $x \oplus \overline{x} = 1$   
 $\overline{x \oplus \overline{x}} = 0$   
 $\overline{x \oplus x} = x \oplus x$

Flip flop = edge triggered




(TFF)



$\overline{S}, \overline{R}$	$\overline{Q}$
0 0	1
0 1	1
1 0	0
1 1	0/1

SR latch table

$\overline{S}, \overline{R}$	$\overline{Q}$
0 0	1
0 1	1
1 0	0
1 1	0/1




T	Q(T)
0	Q(T-1)
1	$\overline{Q(T-1)}$

a one on T switches the current value of Q, to  $\overline{Q}$ , when the positive edge of clock occurs.  
 everything about T flip flop the same except T is broken into J and K inputs.


Gated D latch

CLK D	Q(T)
0 X	Q(T-1)
1 0	0
1 1	1


Gated D latch table




up counter with TFF








TFF down counter (Asynchronous)




Syn/asynchronous up/down counter with en function

on rising edge, de-increment current value of clk that is



Synchronous up counter with TFF




modulo-6 up counter synchronous reset

When  $Q_2=Q_1=Q_0=1$ , lead  $Q_2$  goes high and resets  $5 \bmod 2 = 1$ ,  $5 \bmod 3 = 2$

counts from 0 to 5, never reaches 6

shared clk signal = synchronous. while  $en=1$ , will count upwards. every and in the circuit has  $en$  as an input, and as a result, if  $en=0$  no toggling will occur.




3-8 decoder

W	S	S+1	Z
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	0

Mealy FSM TT corresponds to diagram above

$C_i$	$X_i$	$Y_i$	$S_i$	$Z_i$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	1
1	0	1	1	1
1	1	0	0	1
1	1	1	1	1

Full Adder



$$F = ABC + ABC + ABC + ABC$$

Decoder sum implementation

$i$	$S_1$	$S_0$	$S_{i+1}$	$S_{i+1}$	$Out$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	X	X	X
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	X	X	X

$S_i = C_i \oplus X_i \oplus Y_i$   
 $C_{i+1} = XY + XZ + YZ$   
 overflow =  $(C_{i+1}) \oplus C_i$   
 overflow occurs in red circle, and the overflow you really care about is for the sign bit, the full adder handling the sign bit is fix the only one address.



Current state	Next state	Out	Out Z
	$W=0$ $W=1$	$W=0$ $W=1$	
A	B C	0 0	
B	B C	1 0	
C	B C	0 1	

$W$	$S_2$	$S_1$	$S_{i+1}$	$S_{i+1}$	$Z$
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	X	X	X
1	0	0	0	1	0
1	0	1	0	1	0
1	1	0	0	1	1
1	1	1	X	X	X

Sequence detector FSM Truth Table + pseudo TT

Shannon expansion theorem  
 $F(x_1, x_2, \dots, x_n)$  can be written as  
 $= \bar{x}_1 \cdot F(0, x_2, \dots, x_n) + x_1 \cdot F(1, x_2, \dots, x_n)$

mealy FSM, output depends only on current state, each state bit in next iteration depends on current state and input.



mealy FSM diagram corresponds to TT above.