國立中山大學一百學年度第一學期資工系數位系統期末考試


學號: 姓名:

_	`	選擇與是非題	(每題3分,	12分)
---	---	--------	--------	------

- () 1. What kind of flip-flop is the most popular component to compose a register? @SR @D @JK @T
- () 2. How many address lines are required in an 8M×16 RAM? ①12 ②18 ③23 ④24
- () 3. Which one is non-volatile memory? ① Registers ②SRAM ③ DRAM ④ Flash memory
- () 4. In a ripple counter, all flip-flops use the same clock signal.

二、問答題 (98分)

- **1.** Derive the following terms for the sequential circuit shown in Fig. 1.
 - (1) Input (Excitation) equations (5%)
 - (2) State equations and output equation (6%)
 - (3) State table (8%)
 - (4) State diagram (5%)
- **2.** The state diagram for sequence detector which detects a sequence of three or more consecutive 1's in a string of bits coming through an input line *x* is shown in Fig. 2(a).
 - (1) Complete the state table as shown in Table 1 using natural binary encoding for state assignment (i.e., $S_0 = 00$, $S_1 = 01$, $S_2 = 10$, $S_3 = 11$). (4%)
 - (2) Use D flip-flops and derive the simplified flip-flop input (excitation) equations and output equation using the K-map. (4%)
 - (3) Draw the logic diagram of sequence detector with D flip-flops as shown in Fig. 2(b). (4%)
 - (4) Use JK flip-flops and complete the state table and JK flip-flop input as shown in Table 2. (6%)
 - (5) Use JK flip-flops and derive the simplified flip-flop input (excitation) equations using the K-map. (6%)
 - (6) Draw the logic diagram of sequence detector with JK flip-flops as shown in Fig. 2(c). (4%)
- **3.** Design the synchronous sequential circuit using T flip-flops with the state diagram as shown in Fig. 3(a).
 - (1) Complete the state table as shown in Table 3. (8%)
 - (2) Derive the simplified flip-flop input (excitation) equations. (6%)
 - (3) Draw the logic diagram with T flip-flops as shown in Fig. 3(b). (5%)
- **4.** Please answer the following problems.
 - (1) Briefly explain the operations of the 4-bit universal shift register shown in Fig. 4. (6%)
 - (2) Briefly explain the read and write operations of the 4×4 RAM and the memory cell as shown in Fig. 5(a) and 5(b), respectively. (8%)
- **5.** Using an 8×2 ROM shown in Fig. 6 and a $3 \times 4 \times 2$ PLA shown in Fig. 7, implement the truth table shown in Table 4. (13%)



國立中山大學一百學年度第一學期資工系數位系統期末考試

學號:

姓名:

