## 國立中山大學 101 學年度第一學期資工系數位系統期末考試


學號: 姓名:

_	`	選擇與是非題	(每題3分,	12分)
---	---	--------	--------	------

- 1. How many address lines are required in a 64M×16 RAM? ①16 ②26 ③30 ④64
- ( ) 2. The master-slave D flip-flop shown in Fig. 1(a) is a positive-edge-triggered flip-flop.
- ( ) 3. The outputs of a Moore state machine are functions of both the present state and inputs.
- ( ) 4. Programmable ROM has a programmable AND array and a fixed OR array.

## 二、問答題 (94分)

- **1.** Please answer the following problems.
  - (1) Fig. 1(a) shows a master-slave D flip-flop. Complete the timing diagram shown in Fig. 1(b). (6%)
  - (2) Briefly explain the operations of the 4-bit up/down binary counter shown in Fig. 2. (6%)
- **2.** The state diagram for sequence detector which detects a sequence of two or more consecutive 1's in a string of bits coming through an input line *x* is shown in Fig. 3(a).
  - (1) Complete the state table as shown in Table 1 using natural binary encoding for state assignment (i.e.,  $S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 10$ ). (5%)
  - (2) Use D flip-flops and derive the simplified flip-flop input (excitation) equations and output equation using the K-map. (4%)
  - (3) Draw the logic diagram of sequence detector with D flip-flops as shown in Fig. 3(b). (4%)
  - (4) Use JK flip-flops and complete the state table and JK flip-flop input as shown in Table 2. (6%)
  - (5) Use JK flip-flops and derive the simplified flip-flop input (excitation) equations using the K-map. (6%)
  - (6) Draw the logic diagram of sequence detector with JK flip-flops as shown in Fig. 3(c). (4%)
- **3.** Design a serial adder using a JK flip-flop as shown in Fig. 4.
  - (1) Complete the state table as shown in Table 3. (8%)
  - (2) Derive the simplified flip-flop input (excitation) equations. (6%)
  - (3) Draw the logic diagram with a JK flip-flop as shown in Fig. 4. (5%)
- **4.** Design the synchronous sequential circuit using T flip-flops with the state diagram as shown in Fig. 5(a).
  - (1) Complete the state table as shown in Table 4. (8%)
  - (2) Derive the simplified flip-flop input (excitation) equations. (6%)
  - (3) Draw the logic diagram with T flip-flops as shown in Fig. 5(b). (5%)
- **5.** Using an  $8 \times 2$  ROM shown in Fig. 6 and a  $3 \times 4 \times 2$  PLA shown in Fig. 7, implement the truth table shown in Table 5. (15%)



## 國立中山大學 101 學年度第一學期資工系數位系統期末考試

學號: 姓名: D JK Т Fip-flop characteristic  $-A_0$ Q(t+1) = JQ'+K'Q $Q(t+1) = T \oplus Q$ Q(t+1) = DDownequation Q(t + 1)D Q(t + 1)K Q(t + 1)characteristic Up Down Function 0 Q(t)Q(t)table 0 1 Q'(t)1 0 0 0 1 1 0 1 1 Q'(t)0  $-A_1$ 1 Q(t = 1)K Q(t)Q(t)Q(t=1)excitation 0 0 0 0 0 table 0 X 1 0 X X 1 0 1 0 1 1 0 1 1 0 1 ClkD latch D latch (slave) DY  $A_3$ Q Fig. 1(a) Fig. 1(b) Fig. 2 Shift S control CLK Shift register A Serial input SI SO Shift register B В 'Q Clear Fig. 3(b) Fig. 3(c) Fig. 4 Table 4 Table 3 (001)**Present State Next State** Flip-Flop Inputs Present State Flip-Flop Inputs Inputs **Next State** Output  $A_1$  $T_{A1}$   $T_{A0}$  $A_1$  $A_2$  $T_{A2}$ Q Q  $K_Q$ Jο (011)101) 0 0 0 0 1 Fig. 5(a) 0 1 0 0 0 0 1 1 1 c—> Table 5 A B C $F_{I}$  $F_2$ *A* -0 0 0  $B-2^1$ 0 0 1 0 1 0 0 1 0 0  $C-2^{0}$ 0 1 1 0 1  $A_2$ 0 1 1 0 0 1 1 0 0 1 1 0

1 1

 $F_1$   $F_2$ 

Fig. 6

Fig. 7

1

Fig. 5(b)