correspond to the sign of the product since a double-length product will be stored in registers A and Q. Registers A and E are cleared and the sequence counter SC is set to a number equal to the number of bits of the multiplier. We are assuming here that operands are transferred to registers from a memory unit that has words of n bits. Since an operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consist of n-1 bits

After the initialization, the low-order bit of the multiplier in  $Q_n$  is tested. If it is a 1, the multiplicand in B is added to the present partial product in A. If it is a 0, nothing is done. Register EAQ is then shifted once to the right to form the new partial product. The sequence counter is decremented by 1 and its new value checked. If it is not equal to zero, the process is repeated and a new partial product is formed. The process stops when SC = 0. Note that the partial product formed in A is shifted into Q one bit at a time and eventually replaces the multiplier. The final product is available in both A and Q, with A holding the most significant bits and Q holding the least significant bits.

The previous numerical example is repeated in Table 10-2 to clarify the hardware multiplication process. The procedure follows the steps outlined in the flowchart.

## Booth Multiplication Algorithm

Booth algorithm gives a procedure for multiplying binary integers in signed-2's complement representation. It operates on the fact that strings of 0's in the multiplier require no addition but just shifting, and a string of 1's in the multiplier from bit weight  $2^k$  to weight  $2^m$  can be treated as  $2^{k+1} - 2^m$ . For example, the binary number 001110 (+14) has a string of 1's from  $2^3$  to  $2^1$ 

| Multiplicand B = 10111             | E | Α     | Q     | SC  |
|------------------------------------|---|-------|-------|-----|
| Multiplier in Q                    | 0 | 00000 | 10011 | 101 |
| $Q_n = 1$ ; add $B$                |   | 10111 |       |     |
| First partial product              | 0 | 10111 |       |     |
| Shift right EAQ                    | 0 | 01011 | 11001 | 100 |
| $Q_n = 1$ ; add $B$                |   | 10111 |       |     |
| Second partial product             | 1 | 00010 |       |     |
| Shift right EAQ                    | 0 | 10001 | 01100 | 011 |
| $Q_n = 0$ ; shift right $EAQ$      | 0 | 01000 | 10110 | 010 |
| $Q_n = 0$ ; shift right $EAQ$      | 0 | 00100 | 01011 | 001 |
| $Q_n = 1$ ; add $B$                |   | 10111 |       | •   |
| Fifth partial product              | 0 | 11011 |       |     |
| Shift right EAQ                    | 0 | 01101 | 10101 | 000 |
| Final product in $AQ = 0110110101$ |   |       |       |     |

TABLE 10-2 Numerical Example for Binary Multiplier

(k = 3, m = 1). The number can be represented as  $2^{k+1} - 2^m = 2^4 - 2^1 = 16 - 2 = 14$ . Therefore, the multiplication  $M \times 14$ , where M is the multiplicand and 14 the multiplier, can be done as  $M \times 2^4 - M \times 2^1$ . Thus the product can be obtained by shifting the binary multiplicand M four times to the left and subtracting M shifted left once.

As in all multiplication schemes, Booth algorithm requires examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to the following rules:

- The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1's in the multiplier.
- The multiplicand is added to the partial product upon encountering the first 0 (provided that there was a previous 1) in a string of 0's in the multiplier.
- The partial product does not change when the multiplier bit is identical to the previous multiplier bit.

The algorithm works for positive or negative multipliers in 2's complement representation. This is because a negative multiplier ends with a string of 1's and the last operation will be a subtraction of the appropriate weight. For example, a multiplier equal to -14 is represented in 2's complement as 110010 and is treated as  $-2^2 + 2^2 - 2^1 = -14$ .

The hardware implementation of Booth algorithm requires the register configuration shown in Fig. 10-7. This is similar to Fig. 10-5 except that the sign bits are not separated from the rest of the registers. To show this difference, we rename registers A, B, and Q, as AC, BR, and QR, respectively.  $Q_n$  designates the least significant bit of the multiplier in register QR. An extra flip-flop  $Q_{n+1}$  is appended to QR to facilitate a double bit inspection of the multiplier. The flowchart for Booth algorithm is shown in Fig. 10-8. AC and the appended




Figure 10-7 Hardware for Booth algorithm.




Figure 10-8 Booth algorithm for multiplication of signed-2's complement numbers.

bit  $Q_{n+1}$  are initially cleared to 0 and the sequence counter SC is set to a number n equal to the number of bits in the multiplier. The two bits of the multiplier in  $Q_n$  and  $Q_{n+1}$  are inspected. If the two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC. If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC. When the two bits are equal, the partial product does not change. An overflow cannot occur because the addition and subtraction of the multiplicand follow each other. As a consequence, the two numbers that are added always have opposite signs, a condition that excludes an overflow. The next step is to shift right the partial product and the multiplier (including bit  $Q_{n+1}$ ). This is an arithmetic shift right (ashr) operation which shifts AC and QR to the right and leaves the sign bit in AC unchanged (see Sec. 4-6). The sequence counter is decremented and the computational loop is repeated n times.

A numerical example of Booth algorithm is shown in Table 10-3 for n=5. It shows the step-by-step multiplication of  $(-9) \times (-13) = +117$ . Note that the multiplier in QR is negative and that the multiplicand in BR is also negative. The 10-bit product appears in AC and QR and is positive. The final value of  $Q_{n+1}$  is the original sign bit of the multiplier and should not be taken as part of the product.

## Array Multiplier

Checking the bits of the multiplier one at a time and forming partial products is a sequential operation that requires a sequence of add and shift microoperations. The multiplication of two binary numbers can be done with one microoperation by means of a combinational circuit that forms the product bits all

|        |  | •     |       |           |     |
|--------|--|-------|-------|-----------|-----|
| Qn Qn+ | $BR = 10111$ $\overline{BR} + 1 = 01001$ | AC    | QR    | $Q_{n+1}$ | sc  |
|        | Initial                                  | 00000 | 10011 | 0         | 101 |
| 1 0    | Subtract BR                              | 01001 |       |           |     |
|        |  | 01001 |       |           |     |
|        | ashr                                     | 00100 | 11001 | 1         | 100 |
| 1 1    | ashr                                     | 00010 | 01100 | 1         | 011 |
| 0 1    | Add BR                                   | 10111 |       |           |     |
|        |  | 11001 |       |           |     |
|        | ashr                                     | 11100 | 10110 | 0         | 010 |
| 0 0    |  | 11110 | 01011 | 0         | 001 |
| 1 0    |  | 01001 | 01011 | •         | 002 |
| 1 0    | Sabilaci BR                              | 00111 |       |           |     |
|        |  |       | 10101 |           | 000 |
|        | ashr                                     | 00011 | 10101 | 1         | 000 |

TABLE 10-3 Example of Multiplication with Booth Algorithm

at once. This is a fast way of multiplying two numbers since all it takes is the time for the signals to propagate through the gates that form the multiplication array. However, an array multiplier requires a large number of gates, and for this reason it was not economical until the development of integrated circuits.

To see how an array multiplier can be implemented with a combinational circuit, consider the multiplication of two 2-bit numbers as shown in Fig. 10-9. The multiplicand bits are  $b_1$  and  $b_0$ , the multiplier bits are  $a_1$  and  $a_0$ , and the product is  $c_3c_2c_1c_0$ . The first partial product is formed by multiplying  $a_0$  by  $b_1$   $b_0$ . The multiplication of two bits such as  $a_0$  and  $b_0$  produces a 1 if both bits are 1; otherwise, it produces a 0. This is identical to an AND operation and can be implemented with an AND gate. As shown in the diagram, the first partial product is formed by means of two AND gates. The second partial product is formed by multiplying  $a_1$  by  $b_1$   $b_0$  and is shifted one position to the left. The two partial products are added with two half-adder (HA) circuits. Usually, there are more bits in the partial products and it will be necessary to use full-adders to produce the sum. Note that the least significant bit of the product does not have to go through an adder since it is formed by the output of the first AND gate.

A combinational circuit binary multiplier with more bits can be constructed in a similar fashion. A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier. The binary output in each level of AND gates is added in parallel with the partial product of the previous level to form a new partial product. The last level produces the product. For j multiplier bits and k multiplicand bits we need  $j \times k$  AND gates and (j-1) k-bit adders to produce a product of j+k bits.

As a second example, consider a multiplier circuit that multiplies a binary number of four bits with a number of three bits. Let the multiplicand be




Figure 10-9 2-bit by 2-bit array multiplier.




Figure 10-10 4-bit by 3-bit array multiplier.

represented by  $b_3b_2b_1b_0$  and the multiplier by  $a_2a_1a_0$ . Since k=4 and j=3, we need 12 AND gates and two 4-bit adders to produce a product of seven bits. The logic diagram of the multiplier is shown in Fig. 10-10.

## 10-4 Division Algorithms

Division of two fixed-point butary numbers in signed-magnitude representation is done with paper and pencil by a process of successive compare, shift, and subtract operations. Binary division is simpler than decimal division be-