


Projeto RTL

(1) FSM - Máquina de Estados



* Codificação dos estados

- 00 → START
- 01 → WAIT
- 10 → FORWARD
- 11 → BACKPROPAGATION

* Sinais de status:


- > $E_{pm} = 1 (E_p < E_{pocas})$
- > $N_m = 1 (N < 4)$

* Sinais de controle:

- > $ld_n = 1 (N = N + 1) \rightarrow$ carrega + 1 amostra
- > $clr_n = 1 (N = 0) \rightarrow$ limpa as amostras
- > $ld_Ep = 1 (E_p = E_p + 1) \rightarrow$ carrega + 1 época
- > $clr_Ep = 1 (E_p = 0) \rightarrow$ limpa as épocas
- > $clr_w = 1 (w_0 = w_1 = 0) \rightarrow$ limpa os pesos
- > $ld_w = 1 (w_i = w_i + \eta \cdot erro \cdot X_i) \rightarrow$ carrega os pesos rebalanceados
- > $ld_e = 1 (erro = y - \hat{y}) \rightarrow$ carrega o erro atualizado.
- > $clr_e = 1 (erro = 0) \rightarrow$ limpa o registrador de erro

(2) DATAPATH

onde $\eta = 1$



onde: $\hat{y} = y_pred$

Control (3)

Estados: $2^n \geq 4 \rightarrow n = 2 \text{ bits}$

* Codificação

$D_1 D_0$	ESTADO
0 0	START
0 1	WAIT
1 0	FORWARD
1 1	B. PROP




TABELA DE TRANSIÇÃO DE ESTADOS

	INPUTS				OUTPUTS										ld, clr	
	D_1	D_0	Epm	Nm	n_1	n_0	$e-ld$	$e-clh$	$w-ld$	$w-clh$	$ep-ld$	$ep-clh$	n	n		
(START)	0	0	X	X	0	1	0	1	0	1	0	1	0	0		
(WAIT)	0	1	0	X	0	1	0	0	0	0	1	0	0	1		
(WAIT)	0	1	1	X	1	0	0	0	0	0	1	0	0	1		
(FORWARD)	1	0	X	X	1	1	1	0	0	0	0	0	0	0		
(B. PROP)	1	1	X	0	0	1	0	0	1	0	0	0	1	0		
(B. PROP)	1	1	X	1	1	0	0	0	1	0	0	0	1	0		