

## Assignment2 Report

## Qingyang Zhang - 68338003

Following are state transition from mapped verilog



We can see the delay between posedge of clk and the change position of state



For large scale the whole system working properly

All input files are included in "in" and output files are included in "out"