

Some divintions of Cinear Delay Model . A unit inverter driving in identical Unit invertors 3Cu Pelay & R.3Cu + M. R.3Cu

Solution of minimal 22 Civit Civit CL

22 22 Cut + 3 mRCu . Driver Sized W times Unit Size * Recall two important equations: R= P. W C= E. A Size of driver means we size of W (width), because 50, 5324 of W times, RJ=WCJ=WC L is fixed by fab tech Dday= 3 Co. OX . & + & . 3 Co. M So. Sizing up alriver actually alogen't effect intrincic delay, it minimized load dolay

- tanove-of-4 (FOG) FOCE is standard data, will be provided by the fab vendor to give you a taste of their consent process standard spored. Se f (R.3a) The refer R.3a as a constant, as a delay unit to simplify delay analysis. Delay 2 R.36 + 4. R.36 (2) Deby in a logic sate. Delay has two components:

d= f+ p. 5=8.h f: effort delay (a.k.a. stage effort) 3: logical offer relative ability of gate to deliver entrent. ·g=[for muertor

h: electrical effort = Cove

Rotio of orthot en input Experitance

Denotines h refer as Janout

F.X. [Cin 2 of 2t] = [(Unit invoca)]

Proposition of april driving no land

Represents below of april driving no land

Soi by internal parastic confesional


Catalog of Gates

- Parasitic delay of common gates
 - In multiples of p_{inv} (≈1)

Gate type	Number of inputs				
	1	2	3	4	n
Inverter	1				
NAND		2	9/3:3		n
NOR		2			n
Tristate / mux	2	4			21

Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 1Electrical Effort: $h = Coef_{Cin} = George = Geo$

Multistage Delays

- Path Effort Delay : the absolute $D_F = \sum f_i$ elay. $P = \sum p_i$
- $D = \sum d_i = D_F + P$ • Path Delay

Multistage Logic Networks

- Logical effort generalizes to multistage networks
- Path Logical Effort

$$G = \prod g_i$$


• Path Electrical Effort

$$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$$

• Path Effort

$$F = \prod f_i = \prod g_i h_i$$

Branching



Without branching: $h_1 h_2 = H$

With branching:

$$h_2 = \frac{C_3}{C_2}$$

$$h_1 = \frac{3C_2}{C_1}$$

$$h_1 h_2 = 3H$$

Need to account for branching!

$$b_{i} = \frac{C_{on-path} + C_{off-path}}{C_{on-path}} \longrightarrow C_{on-path,2} = C_{2}$$

$$C_{off-path,2} = 2C_{2}$$

$$b_{2} = \frac{3C_{2}}{C_{2}} = 3$$

14

Equivalent Path Efforts

$$H=rac{C_{out}}{C_{in}}$$
 Path Effort $B=\prod b_i$ $F=GBH=\prod g_i h_i$ $G=\prod g_i$ $P=\sum p_i$

- Path Effort
 - Does not change with added inverters
 - Does not depend on sizes, but on topology

15

Method of Logical Effort

1) Compute path effort

F = GBH

2) Estimate best number of stages

 $N = \log_4 F$

3) Sketch path with N stages

4) Estimate least delay

 $D = NF^{\frac{1}{N}} + P$

5) Determine best stage effort

 $\hat{f} = F$

6) Find gate sizes

$$C_{\mathit{in}_i} = \frac{g_i C_{\mathit{out}_i}}{\hat{f}}$$

28

Summary

- · Logical effort is useful for thinking of delay in circuits
 - · Numeric logical effort characterizes gates
 - Paths are fastest when effort delays are ~4
 - · Path delay is weakly sensitive to stages, sizes
 - But using fewer stages doesn't mean faster paths
 - Delay of path is about log₄F FO4 inverter delays
 - Inverters and NAND2 best for driving large caps
- Provides language for discussing fast circuits
 - But requires practice to master
- Next lecture process variations

29