



Accuracy-simulation cost tradeoff | 6 paired cases, 5 s each

TP error vs. simulation speed



TTFT error vs. simulation speed



MAPE: equal weight per design point. Speedup: $\text{sum}(\text{CHIPSIM process wall time}) / \text{sum}(\text{backend process wall time})$.
CHIPSIM is the comparison reference; compute is shared. Wall times are single measurements under concurrent host load.