GPIO

- RM0008 Reference Manual (STM32F101/2/3/5/7 Series)
- DS5319 Datasheet (STM32F101/2/3/5/7 Series)
- 1.Architecture
- 2.MemoryMap
- 3.Register
- 4.Test

Architecture

Figure 1. STM32F103xx performance line block diagram TRACECLK TRACED[0:3] TPILI Trace pbus Controlle POWER Trace/trig $V_{DD} = 2 \text{ to } 3.6 \text{V}$ SW/JTAG NJTRS VOLT. REG. 3.3V TO 1.8V obl JTD V_{SS} JTCK/SWCLK Cortex-M3 CPU Flash 128 KB JTMS/SWDIO 64 bit @VDD lash Inter JTDO F_{max}: 72MHz (pbus as AF Bus Matrix SRAM System NVIC 20 KB @VDD OSC_IN OSC_OUT PCLK1 ← PCLK2 ← PLL & CLOCK XTAL OSC 4-16 MHz GP DMA HCLK ← FCLK ← MANAG1 7 channels ma v=48/72 MHz RC 8 MHz IWDG RC 40 kHz @VDDA Stand by @VDDA SUPERVISION NRST @VBAT VDDA POR / PDR OSC32_IN XTAL 32 kHz VSSA OSC32 OUT AHB2 APB2 AHB2 APB1 PVD RTC AWU TAMPER-RTC 80AF I WAKEUP Backup interface PA[15:0]< GPIOA 4 Channels TIM2 PB[15:01< **GPIOB** 4 Channels TIM3 PC[15:0]< **GPIOC** TIM 4 4 Channels PD[15:0]< **GPIOD** RX,TX, CTS, RTS. USART2 CK, SmartCard as AF PE[15:0] MHz RX,TX, CTS, RTS.

2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed.


- * 각 GPIO 핀은 소프트웨어로 출력(푸시풀 또는 오픈 드레인), 입력(풀업 또는 풀다운 여부 선택), 또는 주변 장치의 대체 기능으로 구성할 수 있습니다.
- * 대부분의 GPIO 핀은 디지털 또는 아날로그 대체 기능과 공유됩니다. 모든 GPIO는 고전류를 지원합니다.
- * I/O의 대체 기능 구성은 필요 시 특정 순서를 따라 잠글 수 있으며, 이는 I/O 레지스터에 불필요한 기록이 이루어지는 것을 방지하기 위함입니다.
- * I/O는 APB2 버스에 연결되어 있으며, 최대 18 MHz의 토글 속도를 지원합니다.

On-chip peripheral current consumption

Table 19. Peripheral current consumption

Per	μA/MHz	
AUD (up to 70 MHz)	DMA1	16.53
AHB (up to 72 MHz)	BusMatrix ⁽¹⁾	8.33
	APB1-Bridge	10.28
	TIM2	32.50
	TIM3	31.39
	TIM4	31.94
	SPI2	4.17
	USART2	12.22
	USART3	12.22
APB1 (up to 36 MHz)	I2C1	10.00
	I2C2	10.00
	USB	17.78
	CAN1	18.06
	WWDG	2.50
	PWR	1.67
	BKP	2.50
	IWDG	11.67
	APB2-Bridge	3.75
	GPIOA	6.67
	GPIOB	6.53
	GPIOC	6.53
	GPIOD	6.53
APB2 (up to 72 MHz)	GPIOE	6.39
	SPI1	4.72
	USART1	11.94
	TIM1	23.33
	ADC1 ⁽²⁾	17.50
	ADC2 ⁽²⁾	16.07

Figure 2. Clock tree



4 Memory mapping


The memory map is shown in Figure 11.

Figure 11. Memory map APB memory space 0xFFFF FFFF Reserved 0xE010 0000 Reserved 0x6000 0000 Reserved 0x4002 3400 CRC 0xFFFF FFFF 0x4002 3000 Reserved 0x4002 2400 Flash interface 7 0x4002 2000 Reserved 0x4002 1400 RCC 0xE010 0000 0x4002 1000 Cortex-M3 Reserved internal 0x4002 0400 DMA peripherals 0xE000 0000 0x4002 0000 Reserved 0x4001 3C00 USART1 6 0x4001 3800 Reserved 0x4001 3400 SPI1 0xC000 0000 0x4001 3000 TIM1 0x4001 2C00 ADC2 5 0x4001 2800 ADC1 0x4001 2400 Reserved 0x1FFF FFFF 0xA000 0000 0x4001 1C00 Reserved Port E 0x1FFF F80F 0x4001 1800 Port D Option Bytes 0x4001 1400 Port C 0x1FFF F800 0x4001 1000 Port B 0x8000 0000 0x4001 0C00 Port A System memory 0x4001 0800 EXTI 3 0x4001 0400 0x1FFF F000 **AFIO** 0x4001 0000 Reserved 0x6000 0000 0x4000 7400 **PWR** 0x4000 7000 BKP 2 0x4000 6C00 Reserved 0x4000 6800 bxCAN 0x4000 6400 Reserved shared 512 byte USB/CAN SRAM Peripherals 0x4000 0000 0x4000 6000 USB registers 0x4000 5C00 1 12C2 0x4000 5800 I2C1 0x4000 5400 Reserved 0x2000 0000 SRAM 0x4000 4C00 0x0801 FFFF USART3 0x4000 4800 USART2 0 0x4000 4400 Flash memory Reserved 0x4000 3C00 0x0000 0000 0x0800 0000 0x4000 3800 Aliased to flash or system Reserved memory depending on BOOT pins 0x4000 3400 IWDG 0x0000 0000 0x4000 3000 WWDG 0x4000 2C00 Reserved RTC 0x4000 2800 Reserved 0x4000 0C00 TIM4 0x4000 0800 TIM3 0x4000 0400 TIM2 0x4000 0000 MSv73632V1

Figure 1. System architecture (low-, medium-, XL-density devices) Flash FLITF DCode Cortex-M3 System SRAM Bus matrix DMA DMA1 **FSMC** SDIO Ch.1 Û AHB system bus Bridge 2 Ch.2 APB1 Bridge 1 APB2 Reset & clock Ch.7 control (RCC) ADC1 ADC2 ADC3 USART1 SPI1 GPIOC DAC GPIOD PWR SPI3/I2S SPI2/I2S DMA Request GPIOE IWDG BKP GPIOF GPIOG bxCAN WWDG USB RTC TIM1 EXTI 12C2 12C1 TIM7 DMA2 TIM8 GPIOA TIM6 UART5 TIM5 **GPIOB** UART4 TIM4 USART3 USART2 TIM3 TIM2 Ch.1 Ch.2 Ch.5 DMA request



ai14800c



3.3 Memory map

See the datasheet corresponding to your device for a comprehensive diagram of the memory map. *Table 3* gives the boundary addresses of the peripherals available in all STM32F10xxx devices.

Table 3. Register boundary addresses

Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FSMC		Section 21.6.9 on page 564
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 28.16.6 on page 913
0x4003 0000 - 0x4FFF FFFF	Reserved		-
0x4002 8000 - 0x4002 9FFF	Ethernet		Section 29.8.5 on page 1071
0x4002 3400 - 0x4002 7FFF	Reserved		-
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4 on page 65
0x4002 2000 - 0x4002 23FF	Flash memory interface	AUD	-
0x4002 1400 - 0x4002 1FFF	Reserved	AHB	-
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		Section 7.3.11 on page 121
0x4002 0800 - 0x4002 0FFF	Reserved		-
0x4002 0400 - 0x4002 07FF	DMA2		Section 42.47 on near 200
0x4002 0000 - 0x4002 03FF	DMA1	1	Section 13.4.7 on page 289
0x4001 8400 - 0x4001 FFFF	Reserved		-
0x4001 8000 - 0x4001 83FF	SDIO		Section 22.9.16 on page 621

Table 3. Register boundary addresses (continued)

Boundary address	Peripheral	Bus	Register map
0x4001 5800 - 0x4001 7FFF	Reserved		-
0x4001 5400 - 0x4001 57FF	TIM11 timer	1	Section 16.5.11 on page 468
0x4001 5000 - 0x4001 53FF	TIM10 timer	1	Section 16.5.11 on page 468
0x4001 4C00 - 0x4001 4FFF	TIM9 timer		Section 16.4.13 on page 458
0x4001 4000 - 0x4001 4BFF	Reserved	1	-
0x4001 3C00 - 0x4001 3FFF	ADC3	1	Section 11.12.15 on page 252
0x4001 3800 - 0x4001 3BFF	USART1	1	Section 27.6.8 on page 827
0x4001 3400 - 0x4001 37FF	TIM8 timer		Section 14.4.21 on page 363
0x4001 3000 - 0x4001 33FF	SPI1	1	Section 25.5 on page 742
0x4001 2C00 - 0x4001 2FFF	TIM1 timer		Section 14.4.21 on page 363
0x4001 2800 - 0x4001 2BFF	ADC2	APB2	Section 11.12.15 on page 252
0x4001 2400 - 0x4001 27FF	ADC1	1	Section 11.12.15 on page 252
0x4001 2000 - 0x4001 23FF	GPIO Port G		
0x4001 1C00 - 0x4001 1FFF	GPIO Port F	1	
0x4001 1800 - 0x4001 1BFF	GPIO Port E	1	
0x4001 1400 - 0x4001 17FF	GPIO Port D	1	Section 9.5 on page 194
0x4001 1000 - 0x4001 13FF	GPIO Port C	1	
0x4001 0C00 - 0x4001 0FFF	GPIO Port B	1	
0x4001 0800 - 0x4001 0BFF	GPIO Port A		
0x4001 0400 - 0x4001 07FF	EXTI	1	Section 10.3.7 on page 214
0x4001 0000 - 0x4001 03FF	AFIO	1	Section 9.5 on page 194

Table 3. Register boundary addresses (continued)

Boundary address	Peripheral	Bus	Register map
0x4000 7800 - 0x4000 FFFF	Reserved		-
0x4000 7400 - 0x4000 77FF	DAC	1	Section 12.5.14 on page 273
0x4000 7000 - 0x4000 73FF	Power control PWR	1	Section 5.4.3 on page 80
0x4000 6C00 - 0x4000 6FFF	Backup registers (BKP)	1	Section 6.4.5 on page 85
0x4000 6400 - 0x4000 67FF	bxCAN1	1	Continue Od O F are many COF
0x4000 6800 - 0x4000 6BFF	bxCAN2	1	Section 24.9.5 on page 695
0x4000 6000 ⁽¹⁾ - 0x4000 63FF	Shared USB/CAN SRAM 512 bytes		-
0x4000 5C00 - 0x4000 5FFF	USB device FS registers	1	Section 23.5.4 on page 651
0x4000 5800 - 0x4000 5BFF	I2C2	1	Section 26 6 10 on page 794
0x4000 5400 - 0x4000 57FF	I2C1		Section 26.6.10 on page 784
0x4000 5000 - 0x4000 53FF	UART5	1	
0x4000 4C00 - 0x4000 4FFF	UART4	1	Section 27.6.9 on nego 927
0x4000 4800 - 0x4000 4BFF	USART3		Section 27.6.8 on page 827
0x4000 4400 - 0x4000 47FF	USART2		
0x4000 4000 - 0x4000 43FF	Reserved	1	-
0x4000 3C00 - 0x4000 3FFF	SPI3/I2S	APB1	Section 25.5 on page 742
0x4000 3800 - 0x4000 3BFF	SPI2/I2S		Section 25.5 on page 742
0x4000 3400 - 0x4000 37FF	Reserved	1	-
0x4000 3000 - 0x4000 33FF	Independent watchdog (IWDG)		Section 19.4.5 on page 499
0x4000 2C00 - 0x4000 2FFF	Window watchdog (WWDG)		Section 20.6.4 on page 506
0x4000 2800 - 0x4000 2BFF	RTC	1	Section 18.4.7 on page 493
0x4000 2400 - 0x4000 27FF	Reserved		-
0x4000 2000 - 0x4000 23FF	TIM14 timer		Section 16 5 11 on none 169
0x4000 1C00 - 0x4000 1FFF	TIM13 timer	1	Section 16.5.11 on page 468
0x4000 1800 - 0x4000 1BFF	TIM12 timer	1	Section 16.4.13 on page 458
0x4000 1400 - 0x4000 17FF	TIM7 timer		Section 17.4.0 on none 494
0x4000 1000 - 0x4000 13FF	TIM6 timer		Section 17.4.9 on page 481
0x4000 0C00 - 0x4000 0FFF	TIM5 timer	1	
0x4000 0800 - 0x4000 0BFF	TIM4 timer	Onather 47 440 as	
0x4000 0400 - 0x4000 07FF	TIM3 timer	1	Section 15.4.19 on page 423
0x4000 0000 - 0x4000 03FF	TIM2 timer	1	

This shared SRAM can be fully accessed only in low-, medium-, high- and XL-density devices, not in connectivity line devices.

3.3.1 Embedded SRAM

The STM32F10xxx features up to 96 Kbytes of static SRAM. It can be accessed as bytes, half-words (16 bits) or full words (32 bits). The SRAM start address is 0x2000 0000.

3.3.2 Bit banding

The Cortex[®]-M3 memory map includes two bit-band regions. These regions map each word in an alias region of memory to a bit in a bit-band region of memory. Writing to a word in the alias region has the same effect as a read-modify-write operation on the targeted bit in the bit-band region.

In the STM32F10xxx both peripheral registers and SRAM are mapped in a bit-band region. This allows single bit-band write and read operations to be performed. The operations are only available for Cortex[®]-M3 accesses, not from other bus masters (e.g. DMA).

A mapping formula shows how to reference each word in the alias region to a corresponding bit in the bit-band region. The mapping formula is:

where:

bit_word_addr is the address of the word in the alias memory region that maps to the targeted bit.

bit_band_base is the starting address of the alias region

byte_offset is the number of the byte in the bit-band region that contains the targeted bit

bit_number is the bit position (0-7) of the targeted bit.

Example:

The following example shows how to map bit 2 of the byte located at SRAM address 0x20000300 in the alias region:

```
0x22006008 = 0x22000000 + (0x300*32) + (2*4).
```

Writing to address 0x22006008 has the same effect as a read-modify-write operation on bit 2 of the byte at SRAM address 0x20000300.

Reading address 0x22006008 returns the value (0x01 or 0x00) of bit 2 of the byte at SRAM address 0x20000300 (0x01: bit set; 0x00: bit reset).

For more information on Bit-Banding refer to the Cortex®-M3 Technical Reference Manual.

3.3.3 Embedded Flash memory

The high-performance Flash memory module has the following key features:

- For XL-density devices: density of up to 1 Mbyte with dual bank architecture for readwhile-write (RWW) capability:
 - bank 1: fixed size of 512 Kbytes
 - bank 2: up to 512 Kbytes
- For other devices: density of up to 512 Kbytes
- Memory organization: the Flash memory is organized as a main block and an information block:
 - Main memory block of size:
 - up to 128 Kbytes × 64 bits divided into 512 pages of 2 Kbytes each (see *Table 8*) for XL-density devices
 - up to 4 Kb × 64 bits divided into 32 pages of 1 Kbyte each for low-density devices (see *Table 4*)
 - up to 16 Kb × 64 bits divided into 128 pages of 1 Kbyte each for medium-density devices (see *Table 5*)
 - up to 64 Kb × 64 bits divided into 256 pages of 2 Kbytes each (see *Table 6*) for high-density devices
 - up to 32 Kbit × 64 bits divided into 128 pages of 2 Kbytes each (see *Table 7*) for connectivity line devices
 - Information block of size:
 - 770 × 64 bits for XL-density devices (see Table 8)
 - 2360 × 64 bits for connectivity line devices (see Table 7)
 - 258 × 64 bits for other devices (see Table 4, Table 5 and Table 6)

The Flash memory interface (FLITF) features:

- Read interface with prefetch buffer (2x64-bit words)
- Option byte Loader
- Flash Program / Erase operation
- Read / Write protection

Table 4. Flash module organization (low-density devices)

Block	Name	Base addresses	Size (bytes)
	Page 0	0x0800 0000 - 0x0800 03FF	1 K
	Page 1	0x0800 0400 - 0x0800 07FF	1 K
	Page 2	0x0800 0800 - 0x0800 0BFF	1 K
	Page 3	0x0800 0C00 - 0x0800 0FFF	1 K
Main memory	Page 4	0x0800 1000 - 0x0800 13FF	1 K
	*	•	•
	Page 31	0x0800 7C00 - 0x0800 7FFF	1 K

Table 4. Flash module organization (low-density devices) (continued)

Block	Name	Base addresses	Size (bytes)
	System memory	0x1FFF F000 - 0x1FFF F7FF	2 K
Information block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16
	FLASH_ACR	0x4002 2000 - 0x4002 2003	4
	FLASH_KEYR	0x4002 2004 - 0x4002 2007	4
	FLASH_OPTKEYR	0x4002 2008 - 0x4002 200B	4
Flash memory	FLASH_SR	0x4002 200C - 0x4002 200F	4
interface	FLASH_CR	0x4002 2010 - 0x4002 2013	4
registers	FLASH_AR	0x4002 2014 - 0x4002 2017	4
	Reserved	0x4002 2018 - 0x4002 201B	4
	FLASH_OBR	0x4002 201C - 0x4002 201F	4
	FLASH_WRPR	0x4002 2020 - 0x4002 2023	4

Table 5. Flash module organization (medium-density devices)

Block	Name	Base addresses	Size (bytes)
	Page 0	0x0800 0000 - 0x0800 03FF	1 K
	Page 1	0x0800 0400 - 0x0800 07FF	1 K
	Page 2	0x0800 0800 - 0x0800 0BFF	1 K
	Page 3	0x0800 0C00 - 0x0800 0FFF	1 K
Main memory	Page 4	0x0800 1000 - 0x0800 13FF	1 K
	Page 127	0x0801 FC00 - 0x0801 FFFF	1 K
Information block	System memory	0x1FFF F000 - 0x1FFF F7FF	2 K
miormation block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16
	FLASH_ACR	0x4002 2000 - 0x4002 2003	4
	FLASH_KEYR	0x4002 2004 - 0x4002 2007	4
	FLASH_OPTKEYR	0x4002 2008 - 0x4002 200B	4
Flash memory	FLASH_SR	0x4002 200C - 0x4002 200F	4
interface	FLASH_CR	0x4002 2010 - 0x4002 2013	4
registers	FLASH_AR	0x4002 2014 - 0x4002 2017	4
	Reserved	0x4002 2018 - 0x4002 201B	4
	FLASH_OBR	0x4002 201C - 0x4002 201F	4
	FLASH_WRPR	0x4002 2020 - 0x4002 2023	4

Table 6. Flash module organization (high-density devices)

Block	Name	Base addresses	Size (bytes)
	Page 0	0x0800 0000 - 0x0800 07FF	2 K
	Page 1	0x0800 0800 - 0x0800 0FFF	2 K
	Page 2	0x0800 1000 - 0x0800 17FF	2 K
Main memory	Page 3	0x0800 1800 - 0x0800 1FFF	2 K
		-	
	Page 255	0x0807 F800 - 0x0807 FFFF	2 K
	System memory	0x1FFF F000 - 0x1FFF F7FF	2 K
Information block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16
	FLASH_ACR	0x4002 2000 - 0x4002 2003	4
	FLASH_KEYR	0x4002 2004 - 0x4002 2007	4
	FLASH_OPTKEYR	0x4002 2008 - 0x4002 200B	4
Flash memory	FLASH_SR	0x4002 200C - 0x4002 200F	4
interface	FLASH_CR	0x4002 2010 - 0x4002 2013	4
registers	FLASH_AR	0x4002 2014 - 0x4002 2017	4
	Reserved	0x4002 2018 - 0x4002 201B	4
	FLASH_OBR	0x4002 201C - 0x4002 201F	4
	FLASH_WRPR	0x4002 2020 - 0x4002 2023	4

Table 7. Flash module organization (connectivity line devices)

rable 11 fabri medale organization (connectivity mic devices)				
Block	Name	Base addresses	Size (bytes)	
	Page 0	0x0800 0000 - 0x0800 07FF	2 K	
	Page 1	0x0800 0800 - 0x0800 0FFF	2 K	
	Page 2	0x0800 1000 - 0x0800 17FF	2 K	
Main memory	Page 3	0x0800 1800 - 0x0800 1FFF	2 K	
		-		
	-	-		
	-	-	-	
	Page 127	0x0803 F800 - 0x0803 FFFF	2 K	
Information block	System memory	0x1FFF B000 - 0x1FFF F7FF	18 K	
information block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16	

Table 7. Flash module organization (connectivity line devices) (continued)

Block	Name	Base addresses	Size (bytes)
	FLASH_ACR	0x4002 2000 - 0x4002 2003	4
	FLASH_KEYR	0x4002 2004 - 0x4002 2007	4
	FLASH_OPTKEYR	0x4002 2008 - 0x4002 200B	4
Flash memory	FLASH_SR	0x4002 200C - 0x4002 200F	4
interface	FLASH_CR	0x4002 2010 - 0x4002 2013	4
registers	FLASH_AR	0x4002 2014 - 0x4002 2017	4
	Reserved	0x4002 2018 - 0x4002 201B	4
	FLASH_OBR	0x4002 201C - 0x4002 201F	4
	FLASH_WRPR	0x4002 2020 - 0x4002 2023	4

Table 8. XL-density Flash module organization

Block		Name	Base addresses	Size (bytes)
		Page 0	0x0800 0000 - 0x0800 07FF	2 K
	Bank 1	Page 1	0x0800 0800 - 0x0800 0FFF	2 K
	Dallk I			
		Page 255	0x0807 F800 - 0x0807 FFFF	2 K
Main memory		Page 256	0x0808 0000 - 0x0808 07FF	2 K
		Page 257	0x0808 0800 - 0x0808 0FFF	2 K
Bank 2	Bank 2			
	Page 511	0x080F F800 - 0x080F FFFF	2 K	
Information	block	System memory	0x1FFF E000 - 0x1FFF F7FF	6 K
Information block		Option bytes	0x1FFF F800 - 0x1FFF F80F	16

Table 8. XL-density Flash module organization (continued)

Block	Name	Base addresses	Size (bytes)
	FLASH_ACR	0x4002 2000 - 0x4002 2003	4
	FLASH_KEYR	0x4002 2004 - 0x4002 2007	4
	FLASH_OPTKEYR	0x4002 2008 - 0x4002 200B	4
	FLASH_SR	0x4002 200C - 0x4002 200F	4
	FLASH_CR	0x4002 2010 - 0x4002 2013	4
	FLASH_AR	0x4002 2014 - 0x4002 2017	4
	Reserved	0x4002 2018 - 0x4002 201B	4
Flash memory interface registers	FLASH_OBR	0x4002 201C - 0x4002 201F	4
	FLASH_WRPR	0x4002 2020 - 0x4002 2023	4
	Reserved	0x4002 2024 - 0x4002 2043	32
	FLASH_KEYR2	0x4002 2044 - 0x4002 2047	4
	Reserved	0x4002 2048 - 0x4002 204B	4
	FLASH_SR2	0x4002 204C - 0x4002 204F	4
	FLASH_CR2	0x4002 2050 - 0x4002 2053	4
	FLASH_AR2	0x4002 2054 - 0x4002 2057	4

Register

9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G)

Address offset: 0x00

Reset value: 0x4444 4444

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CNF	NF7[1:0] MODE7[1:0] CN		CNF	6[1:0]	MODE6[1:0]		CNF5[1:0]		MODE5[1:0]		CNF4[1:0]		MODE4[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNF	3[1:0]	MODE	MODE3[1:0] CNF2[1:0]		2[1:0]	MODE2[1:0]		CNF1[1:0]		MODE1[1:0]		CNF0[1:0]		MODE	0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30, 27:26, **CNFy[1:0]:** Port x configuration bits (y= 0 .. 7)

23:22, 19:18, 15:14,

These bits are written by software to configure the corresponding I/O port.

11:10, 7:6, 3:2 Refer to Table 20: Port bit configuration table.

In input mode (MODE[1:0]=00):

00: Analog mode

01: Floating input (reset state)

10: Input with pull-up / pull-down

11: Reserved

In output mode (MODE[1:0] > 00):

00: General purpose output push-pull

01: General purpose output Open-drain

10: Alternate function output Push-pull

11: Alternate function output Open-drain

Bits 29:28, 25:24, **MODEy[1:0]:** Port x mode bits (y= 0 .. 7)

21:20, 17:16, 13:12, These bits are written by software to configure the corresponding I/O port. 9:8, 5:4, 1:0

Refer to Table 20: Port bit configuration table.

00: Input mode (reset state)

01: Output mode, max speed 10 MHz.

10: Output mode, max speed 2 MHz.

11: Output mode, max speed 50 MHz.

9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G)

Address offset: 0x04

Reset value: 0x4444 4444

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CNF1	5[1:0]	MODE	15[1:0]	1:0] CNF14[1:0]		MODE14[1:0]		CNF13[1:0]		MODE13[1:0]		CNF12[1:0]		MODE12[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNF1	1[1:0]	MODE	11[1:0]	CNF1	0[1:0]	MODE	10[1:0]	CNF	9[1:0]	MODE	E9[1:0]	CNF	8[1:0]	MODE	8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30, 27:26, **CNFy[1:0]:** Port x configuration bits (y= 8 .. 15)

23:22, 19:18, 15:14,

These bits are written by software to configure the corresponding I/O port.

11:10, 7:6, 3:2 Refer to Table 20: Port bit configuration table.

In input mode (MODE[1:0]=00):

00: Analog mode

01: Floating input (reset state)

10: Input with pull-up / pull-down

11: Reserved

In output mode (MODE[1:0] \geq 00):

00: General purpose output push-pull

01: General purpose output Open-drain

10: Alternate function output Push-pull

11: Alternate function output Open-drain

Bits 29:28, 25:24, MODEy[1:0]: Port x mode bits (y= 8 .. 15)

21:20, 17:16, 13:12, 9:8, 5:4, 1:0

These bits are written by software to configure the corresponding I/O port.

Refer to Table 20: Port bit configuration table.

00: Input mode (reset state)

01: Output mode, max speed 10 MHz.

10: Output mode, max speed 2 MHz.

11: Output mode, max speed 50 MHz.

9.2.3 Port input data register (GPIOx_IDR) (x=A..G)

Address offset: 0x08h

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
г	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDRy:** Port input data (y= 0 .. 15)

These bits are read only and can be accessed in Word mode only. They contain the input value of the corresponding I/O port.

9.2.4 Port output data register (GPIOx_ODR) (x=A..G)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODRy:** Port output data (y= 0 .. 15)

These bits can be read and written by software and can be accessed in Word mode only.

Note: For atomic bit set/reset, the ODR bits can be individually set and cleared by writing to the GPIOx_BSRR register (x = A .. G).

9.2.5 Port bit set/reset register (GPIOx_BSRR) (x=A..G)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

Bits 31:16 **BRy:** Port x Reset bit y (y= 0 .. 15)

These bits are write-only and can be accessed in Word mode only.

0: No action on the corresponding ODRx bit

1: Reset the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

Bits 15:0 **BSy:** Port x Set bit y (y = 0 ... 15)

These bits are write-only and can be accessed in Word mode only.

0: No action on the corresponding ODRx bit

1: Set the corresponding ODRx bit

9.2.6 Port bit reset register (GPIOx BRR) (x=A..G)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits 31:16 Reserved

Bits 15:0 BRy: Port x Reset bit y (y= 0 .. 15)

These bits are write-only and can be accessed in Word mode only.

0: No action on the corresponding ODRx bit

1: Reset the corresponding ODRx bit

9.2.7 Port configuration lock register (GPIOx_LCKR) (x=A..G)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit it is no longer possible to modify the value of the port bit until the next reset.

Each lock bit freezes the corresponding 4 bits of the control register (CRL, CRH).

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
															LCKK
						r	Reserved								rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:17 Reserved

Bit 16 LCKK[16]: Lock key

This bit can be read anytime. It can only be modified using the Lock Key Writing Sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. GPIOx_LCKR register is locked until the next reset.

LOCK key writing sequence:

Write 1

Write 0

Write 1

Read 0

Read 1 (this read is optional but confirms that the lock is active)

Note: During the LOCK Key Writing sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence will abort the lock.

Bits 15:0 LCKy: Port x Lock bit y (y= 0 .. 15)

These bits are read write but can only be written when the LCKK bit is 0.

- 0: Port configuration not locked
- 1: Port configuration locked.

1. LED test 프로그램을 작성합니다.

2. 디버그를 시작합니다.




3. 디버그 메뉴에서 실행을 시작합니다.



4. LD2_GPIO_Port 위에 마우스를 올리면 관련 정보들이 나옵니다.

```
HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
HAL_Delay(1000);
HAL_GPIO_WritePin(
Expression
100
100
100
                   HAL_Delay(1000);
                                                                                              GPIO_TypeDef *
                                                                                                                                            0x40010800
  10
10
10
10
10
10
10
                                                           CRL
                                                                                              volatile uint32_t
                                                           CRH
                                                                                              volatile uint32_t
                                                           IDR
                                                                                              volatile uint32_t
                                                           BSRR
                                                           BRR
                                                                                              volatile uint32_t
                                                                                              volatile uint32_t
                 SystemClock_Config(
                                                     e: LD2_GPIO_Port
Details:0x40010800
Default:0x40010800
Decimal:1073809408
                                                      Hex:0x40010800
Binary:10000000000001000010000000000
Octal:010000204000
 Console X Problems December
LED_Blink Debug [STM32 C/C++ Appli
Verifying ...
```

5. GPIO A 관련 정보를 위에서 확인하면 관련 레지스터 및 주소 옵셋을 확인할 수 있습니다.



6. 메모리 값을 확인 및 접근하기 위해서 아래에서 Memory 탭을 누릅니다.

```
### While (1)

### While (1)

### HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);

### HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);

### HAL_Delay(1000);

### USER CODE END WHILE */


### USER CODE BEGIN 3 */

### Console  Problems  Executables  Debugger Console  Memory ×


Monitors  Memory ×
```

7. 플러스 버튼을 눌러서 관련 번지를 입력합니다.


값을 0x40010800을 입력합니다.




8. 오른쪽에 관련 메모리 범위와 값이 표현됩니다.




9. 우선은 값들의 변화를 확인하기 위해서 브레이크 포인트 부터 한단계씩 실행하면서 값의 변화를 확인합니다.




10. 우선은 값들의 변화를 확인하기 위해서 브레이크 포인트 부터 한단계씩 실행하면서 값의 변화를 확인합니다. (HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1 실행전);



11. 우선은 값들의 변화를 확인하기 위해서 브레이크 포인트 부터 한단계씩 실행하면서 값의 변화를 확인합니다. (HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);



12. 우선은 값들의 변화를 확인하기 위해서 브레이크 포인트 부터 한단계씩 실행하면서 값의 변화를 확인합니다. (HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);



13. C-F 위치의 레지스터에서 값을 직접 입력하면서 LED의 상태를 확인하고, 레지스터의 위치와 비교해보면서 동작시켜 봅니다.

9.2.4 Port output data register (GPIOx_ODR) (x=A..G)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
0	0	0	0	1	0	1	0	0	0	1	0	0	0	0	0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 ODRy: Port output data (y= 0 .. 15)

These bits can be read and written by software and can be accessed in Word mode only.

Note: For atomic bit set/reset, the ODR bits can be individually set and cleared by writing to the GPIOx_BSRR register (x = A .. G).

