Oscar Osornio

Assignment 3 EE 5193

Problem Statement:

Design a processor that would calculate the Greatest Common Divisor of two integers, using the Euclidean Algorithm.

Approach:

My approach was very simple, I pretty much took the in-class example and modified it to be able to properly solve for the GCD. I know that normally the algorithm can be done with only one state, but I figured it would be good to incorporate two states, so the problem waited until both inputs (A and B) were accepted and ready to compute.

Block Diagram & ASM-D charts:



Oscar Osornio

Verilog Code:

(Top Module)



(Control Unit Module)





(Dataflow Module)




Scope
Sources
Design Sources (1)
asmd_GCD (asmd_GCD.v) (2)
UUT1 : controlUnit_GCD (controlUnit_GCD.v)
UUT2 : dataFlow_GCD (dataFlow_GCD.v)
Constraints
Simulation Sources (1)
sim_1 (1)
tb_asmd_GCD (tb_asmd_GCD.v) (1)
Utility Sources
asmd_GCD.v
dataFlow_GCD.v
tb_asmd_GCD.v
controlUnit_GCD.v
C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/dataFlow_GCD.v
module dataFlow_GCD(
input Ar, Aw, Br, Bw, Cr, Cw,
input [15:0] a, b,
output [15:0] c
);
reg [15:0] c;
reg [15:0] A, B, C;
always @(Aw or a) begin
if (Aw) begin
A <= a;
end
end
always @(Bw or b) begin
if (Bw) begin
B <= b;
end
end
always @(Cr) begin
if (Cr) begin
c <= C;
end
end
always @(Ar or Br or Cw) begin
if (Ar && Br && Cw) begin
while (B > 0) begin
C = A % B;
A = B;
B = C;
end
C = A;
end
end
endmodule

(Test Bench)


Scope
Sources
Design Sources (1)
asmd_GCD (asmd_GCD.v) (2)
UUT1 : controlUnit_GCD (controlUnit_GCD.v)
UUT2 : dataFlow_GCD (dataFlow_GCD.v)
Constraints
Simulation Sources (1)
sim_1 (1)
tb_asmd_GCD (tb_asmd_GCD.v) (1)
Utility Sources
asmd_GCD.v
dataFlow_GCD.v
tb_asmd_GCD.v
controlUnit_GCD.v
C:/Users/oscao/Assignment 3/Assignment 3.srcs/sim_1/new/tb_asmd_GCD.v
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 07/24/2022 03:57:08 PM
// Design Name:
// Module Name: tb_asmd_GCD
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module tb_asmd_GCD();
reg rst, clk;
reg [15:0] a, b;
wire [15:0] c;
wire [1:0] state, nstate; //to verify state transitions
wire Ar, Aw, Br, Bw, Cr, Cw; //to verify signal generation
initial begin
a = 16'b0000_0000_1001_0100; //decimal equivalent = 148
b = 16'b0000_0000_0010_0110; //decimal equivalent = 38
end
asmd_GCD UUT(clk, rst, a, b, c, state, nstate, Ar, Aw, Br, Bw, Cr, Cw);
initial begin
#5 rst = 1;
#5 rst = 0;
end

Oscar Osornio



Simulation Screenshot:



Problems:

I ended up not having any simulation errors during the whole process. Since I went ahead and followed the same structure, compared to the example code, when writing the code, I was able to properly run the simulation on the first try.