
Problem Statement:

Design a processor that would calculate the Greatest Common Divisor of two integers, using the Euclidean Algorithm.

Approach:

My approach was very simple, I pretty much took the in-class example and modified it to be able to properly solve for the GCD. I know that normally the algorithm can be done with only one state, but I figured it would be good to incorporate two states, so the problem waited until both inputs (A and B) were accepted and ready to compute.

Block Diagram & ASM-D charts:



Verilog Code:

(Top Module)

```
Scope Sources ×
                                         asmd_GCD.v × dataFlow_GCD.v × tb_asmd_GCD.v × controlUnit_GCD.v ×
                           ? _ 🗆 🗅
Q = + 0 00
                                    ٠
                                          C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/asmd_GCD.v

→ Design Sources (1)

                                          Q 🕍 🛧 🥕 🐰 🖺 🛍 🗶 🖊 🎹 🖼 🖸

✓ ■ ∴ asmd_GCD (asmd_GCD.v) (2)

                                              'timescale 1ns / 1ps
       UUT1 : controlUnit GCD (controlUnit GCD.v)
                                          UUT2 : dataFlow_GCD (dataFlow_GCD.v)
                                          3 // Company: EE 5193 FPGA & HDL
                                              // Engineer: Oscar Oscrnic
> Constraints

→ Simulation Sources (1)

                                              // Create Date: 07/24/2022 03:23:23 PM
   ∨ 🗁 sim_1 (1)
                                              // Design Name: Assignment 3
                                              // Module Name: asmd GCD
     > • tb_asmd_GCD (tb_asmd_GCD.v) (1)
                                             // Project Name:
> 

Utility Sources
                                          10 1 // Target Devices:
                                             // Tool Versions:
                                          13
                                         14
                                             // Dependencies:
                                          15
                                          16 // Revision:
                                             // Revision 0.01 - File Created
                                         18
                                             // Additional Comments:
                                         23 module asmd_GCD(
                                         25
                                                input [15:0] a, b,
                                         26
                                                output [15:0] c.
                                                output [1:0] state, nstate,
                                         28.
                                                 output Ar, Aw, Br, Bw, Cr, Cw
                                         29
                                         30
                                         31
                                                 controlUnit_GCD UUT1(clk, rst, Ar, Aw, Br, Bw, Cr, Cw, state, nstate);
                                         32
                                                 dataFlow_GCD UUT2(Ar, Aw, Br, Bw, Cr, Cw, a, b, c);
                                         33
                                         34 A endmodule
```

(Control Unit Module)

```
asmd_GCD.v × dataFlow_GCD.v × tb_asmd_GCD.v × controlUnit_GCD.v ×
Scope Sources ×
                              ? _ 🗆 🖰
 Q = + 0 0
                                                 C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources 1/new/controlUnit GCD.v

→ □ Design Sources (1)

✓ ■ asmd_GCD (asmd_GCD.v) (2)

                                                          timescale 1ns / 1ps

    UUT1 : controlUnit_GCD (controlUnit_GCD.v)

        UUT2 : dataFlow_GCD (dataFlow_GCD.v)
                                                          // Company: EE 5193 FPGA & HDL
                                                          // Engineer: Oscar Oscrnic
> 

Constraints

→ Simulation Sources (1)

                                                          // Create Date: 07/24/2022 03:23:23 PM
                                                          // Design Name: Assignment .

∨ □ sim_1 (1)

                                                          // Module Name: controlUnit GCD
      > ... tb asmd GCD (tb asmd GCD.v) (1)
                                                          // Project Name:
 > 

Utility Sources
                                                          // Target Devices:
                                                          // Tool Versions:
                                                 15
                                                 17
18
                                                          1// Revision 0.01 - File Created
                                                          // Additional Comments:
                                                 19
                                                 20 0
                                                 22
                                                              input clk, rst,
output Ar, Aw, Br, Bw, Cr, Cw,
                                                 24
                                                              output [1:0] state, nstate
                                                              reg [1:0] state, nstate;
                                                 29
                                                              reg Ar, Aw, Br, Bw, Cr, Cw;
                                                 32 © O
33 © O
34 : O
35 : O
                                                              always @(posedge rst or posedge clk) begin
                                                                  if (rst) begin
state <= 2'b00;
                                                 35
                                                                      nstate <= 2'b00;
                                                 36
                                                                      end
                                                 38 🖒 🔾
                                                                      state <= nstate;
```

Oscar Osornio

```
? _ 🗆 🖸
                                                          asmd_GCD.v × dataFlow_GCD.v × tb_asmd_GCD.v × controlUnit_GCD.v
   Scope Sources ×
    Q = + 0 00
                                                          C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/controlUnit_GCD.v
Objects

∨ □ Design Sources (1)

✓ ● ∴ asmd_GCD (asmd_GCD.v) (2)

                                                                    // Revision 0.01 - File Created 
// Additional Comments:

    UUT1 : controlUnit_GCD (controlUnit_GCD.v)

    UUT2 : dataFlow_GCD (dataFlow_GCD.v)

                                                          20 🖨

∨ □ Simulation Sources (1)

       ∨ 😑 sim_1 (1)
                                                          23 🛱
                                                                   module controlUnit_GCD(
                                                          24
                                                                       input clk, rst.
          > • tb_asmd_GCD (tb_asmd_GCD.v) (1)
                                                                        output Ar, Aw, Br, Bw, Cr, Cw,
    > 

Utility Sources
                                                                        output [1:0] state, nstate
                                                                        reg [1:0] state, nstate;
                                                          30
                                                                         reg Ar, Aw, Br, Bw, Cr, Cw;
                                                          32 0 0
33 0 0
34 0
35 0
                                                                         always @(posedge rst or posedge clk) begin
                                                                             if (rst) begin
                                                                                 state <= 2'b00;
                                                                                 nstate <= 2'b00;
                                                                            else
                                                          38 ♠ ○
                                                                        end
                                                          39 ⊝
                                                          41 0
                                                                        always @(state) begin
                                                          42 © O
43 : O
44 : O
45 : O
                                                                            case (state)
                                                                                 2'b00: nstate <= 2'b01;
                                                                                 2'b01: nstate <= 2'b11;
                                                                                 2'b11: nstate <= 2'b10;
2'b10: nstate <= 2'b00;
                                                          47 ∳
48 ⊝
                                                                        end
                                                          50 © O
51 © O
52 O
                                                                        always @(state) begin
                                                                                2'b00: begin Ar=0: Aw=0: Br=0: Bw=0: Cr=0: Cw=0: end
                                                                                 2'bol: begin Ar=0; Aw=1; Br=0; Bw=1; Cr=0; Cw=0; end
2'bl1: begin Ar=1; Aw=0; Br=1; Bw=0; Cr=0; Cw=1; end
                                                          54
55
                                                                                  2'b10: begin Ar=0; Aw=0; Br=0; Bw=0; Cr=1; Cw=0; end
                                                          56 Å
57 Å
                                                                             endcase
                                                          58 :
59 🖨
```

(Dataflow Module)

```
Scope Sources ×
                          ? _ 🗆 🗅 🖰
                                                   asmd_GCD.v × dataFlow_GCD.v × tb_asmd_GCD.v × controlUnit_GCD.v ×
 Q = + 0 00
                                                    C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/dataFlow_GCD.v

∨ □ Design Sources (1)

                                                    Q 📓 🛧 🥕 🐰 📵 🛍 🗙 // 🎟 🕫 🔉

√ ● ∴ asmd_GCD (asmd_GCD.v) (2)

                                                             timescale ins / ips

    UUT1 : controlUnit_GCD (controlUnit_GCD.v)


                                                             // Company: EE 5193 FPGA & HDL
// Engineer: Oscar Oscrnic
         UUT2 : dataFlow_GCD (dataFlow_GCD.v)

∨ □ Simulation Sources (1)

                                                             // Create Date: 07/24/2022 03:23:23 PM
                                                            // Design Name: Assignment 3
// Module Name: dataFlow GCD
   ∨ 😑 sim_1 (1)
       > • tb_asmd_GCD (tb_asmd_GCD.v) (1)
                                                             // Project Name:
// Target Devices:
> 

Utility Sources
                                                             // Tool Versions:
                                                   12
                                                   14
15
                                                             1// Dependencies:
                                                   16
                                                             // Revision 0.01 - File Created
                                                   18
19
                                                             1// Additional Comments:
                                                   20 🖯
                                                             module dataFlow_GCD(
                                                   24
                                                                 input Ar, Aw, Br, Bw, Cr, Cw, input [15:0] a, b,
                                                   26
27
                                                                 output [15:0] c
                                                   28
                                                   29
                                                                 req [15:0] c;
                                                   31
                                                   32 © O
                                                                 always @(Aw or a) begin
                                                                     if (Aw) begin
                                                   34 0
                                                   35 ⊕
36 ⊕
                                                                     end
                                                   37 ;
38 © O
39 © O
40 : O
41 @
42 △
                                                                 always @(Bw or b) begin
                                                                    if (Bw) begin
B <= b;
```

Oscar Osornio



(Test Bench)

```
asmd_GCD.v × dataFlow_GCD.v × tb_asmd_GCD.v × controlUnit_GCD.v ×
                         ? _ 🗆 🗅
Q = + 0 0
                                              Ø.
                                                     C:/Users/oscao/Assignment 3/Assignment 3.srcs/sim_1/new/tb_asmd_GCD.v

→ □ Design Sources (1)

                                                      Q W * * X @ 10 X // H 7 7 9

✓ ● ∴ asmd_GCD (asmd_GCD.v) (2)

    UUT1 : controlUnit GCD (controlUnit GCD.v)

                                                               UUT2 : dataFlow_GCD (dataFlow_GCD.v)
                                                               // Engineer:
> 


Constraints

→ Simulation Sources (1)


                                                               1// Create Date: 07/24/2022 03:57:08 PM
   ∨ 🖨 sim_1 (1)
                                                               // Design Name:
                                                               // Module Name: tb asmd GCD // Project Name:
      > • tb_asmd_GCD (tb_asmd_GCD.v) (1)
> 

Utility Sources
                                                               // Target Devices:
                                                               // Tool Versions:
                                                     12
13
                                                               // Description:
                                                     14
15
16
17
                                                               // Revision:
                                                               // Revision 0.01 - File Created
                                                     19 ;
20 🖨
                                                     21
                                                     23 🖨
                                                               module tb_asmd_GCD();
                                                     25
26
                                                                   reg rst, clk;
                                                                   reg [15:0] a, b;
                                                                   wire [15:0] c;
wire [1:0] state, nstate;
                                                     27
28
                                                                   wire [1:0] state, nstate; //to verify state transitions wire Ar, Aw, Br, Bw, Cr, Cw; //to verify signal generation
                                                     29
30
                                                     31 (P)
32 :
33 :
34 (P)
35 :
36 :
                                                                   initial begin
                                                                       a = 16'b0000_0000_1001_0100; //decimal equivalent = 148
b = 16'b0000_0000_0010_0110; //decimal equivalent = 38
                                                           00
                                                                    asmd GCD UUT(clk, rst, a, b, c, state, nstate, Ar, Aw, Br, Bw, Cr, Cw);
                                                     38 ⊖
                                                                   initial begin
                                                     39 |
40 |
41 |
                                                           00
                                                                        #5 rst = 0;
```

Oscar Osornio



Simulation Screenshot:



Problems:

I ended up not having any simulation errors during the whole process. Since I went ahead and followed the same structure, compared to the example code, when writing the code, I was able to properly run the simulation on the first try.