

Universal Asynchronous Receiver/Transmitter
UART
Rin Configuration


### **FEATURES**


- ☐ Direct TTL Compatibility no interfacing circuits required
- ☐ Full or Half Duplex Operation can receive and transmit simultaneously at different baud rates
- ☐ Fully Double Buffered eliminates need for precise external timing
- Start Bit Verification decreases error rate
- ☐ Fully Programmable—data word length, parity mode, number of stop bits; one, one and one-half, or two
- ☐ High Speed Operation 40K baud, 200ns strobes
- ☐ Master Reset Resets all status outputs
- ☐ Tri-State Outputs bus structure oriented
- ☐ Low Power minimum power requirements
- ☐ Input Protected eliminates handling problems
- ☐ Ceramic or Plastic Dip Package easy board insertion

# **GENERAL DESCRIPTION**

The Universal Asynchronous Receiver/Transmitter is an MOS/LSI monolothic circuit that performs all the receiving and transmitting functions associated with asynchronous data communications. This circuit is fabricated using SMC's P-channel low voltage oxidenitride technology. The duplex mode, baud rate, data word length, parity mode, and number of stop bits are independently programmable through the use of external controls. There may be 5, 6, 7 or 8 data bits, odd/even or no parity, and 1, or 2 stop bits or 1.5 stop bits when utilizing a 5-bit code from the COM 2017.

The UART can operate in either the full or half duplex mode. These programmable features provide the user with the ability to interface with all asynchronous peripherals.





#### **DESCRIPTION OF OPERATION — TRANSMITTER**

At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. Under these conditions TBMT, TEOC, and TSO are all at a high level (the line is marking).


When TBMT and TEOC are high, the control bits may be set. After this has been done the data bits may be set. Normally, the control bits are strobed into the transmitter prior to the data bits. However, as long as minimum pulse width specifications are not violated, TDS and CS may occur simultaneously. Once the date strobe (TDS) has been pulsed the TBMT signal goes low, indicating that the data bits buffer register is full and unavailable to receive new data.

If the transmitter shift register is transmitting previously loaded data the TBMT signal remains low. If the transmitter shift register is empty, or when it is through transmitting the previous character, the data in the buffer register is loaded immediately into the transmitter shift register and data transmission

commences. TSO goes low (the start bit), TEOC goes low, the TBMT goes high indicating that the data in the data bits buffer register has been loaded into the transmitter shift register and that the data bits buffer register is available to be loaded with new data.

If new data is loaded into the data bits buffer register at this time, TBMT goes low and remains in this state until the present transmission is completed. One full character time is available for loading the next character with no loss in speed of transmission. This is an advantage of double buffering.

Data transmission proceeds in an orderly manner: start bit, data bits, parity bit (if selected), and the stop bit(s). When the last stop bit has been on the line for one bit time TEOC goes high. If TBMT is low, transmission begins immediately. If TBMT is high the transmitter is completely at rest and, if desired, new control bits may be loaded prior to the next data transmission.



### **DESCRIPTION OF OPERATION — RECEIVER**

At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. The data available (RDA) signal is now low. There is one set of control bits for both the receiver and transmitter.

Data reception begins when the serial input line transitions from mark (high) to space (low). If the RSI line remains spacing for a 1/2 bit time, a genuine start bit is verified. Should the line return to a mark-

ing condition prior to a 1/2 bit time, the start bit verification process begins again. A mark to space transition must occur in order to initiate start bit verification. Once a start bit has been verified, data reception proceeds in an orderly manner: start bit verified and received, data bits received, parity bit received (if selected) and the stop bit(s) received.


If the transmitted parity bit does not agree with the received parity bit, the parity error flip-flop of the

status word buffer register is set high, indicating a parity error. However, if the no parity mode is selected, the parity error flip-flop is unconditionally held low, inhibiting a parity error indication. If a stop bit is not received, due to an improperly framed character, the framing error flip-flop is set high, indicating a framing error.

Once a full character has been received internal logic looks at the data available (RDA) signal. If, at this instant, the RDA signal is high the receiver assumes that the previously received character has

not been read out and the over-run flip-flop is set high. The only way the receiver is aware that data has been read out is by having the data available reset low.

At this time the RDA output goes high indicating that all outputs are available to be examined. The receiver shift register is now available to begin receiving the next character. Due to the double buffered receiver, a full character time is available to remove the received character.



### **DESCRIPTION OF PIN FUNCTIONS**


PIN NO.	SYMBOL	NAME	FUNCTION
1	Vcc	Power Supply	+5 volt Supply
2	NC	No Connection	-12 volt Supply
3	GND	Ground	Ground
4	RDE	Received Data Enable	A low-level input enables the outputs (RD8-RD1) of the receiver buffer register.
5-12	RD8-RD1	Receiver Data Outputs	These are the 8 tri-state data outputs enabled by RDE. Unused data output lines, as selected by NDB1 and NDB2, have a low-level output, and received characters are right justified, i.e. the LSB always appears on the RD1 output.
13	RPE	Receiver Parity Error	This tri-state output (enabled by SWE) is at a high-level if the received character parity bit does not agree with the selected parity.
14	RFE	Receiver Framing Error	This tri-state output (enabled by SWE) is at a high-level if the received character has no valid stop bit.


# **DESCRIPTION OF PIN FUNCTIONS**

PIN NO.	SYMBOL	NAME	FUNCTION
15	ROR	Receiver Over Run	This tri-state output (enabled by SWE) is at a high-level if the previously received character is not read (RDA output not reset) before the present character is transferred into the receiver buffer register.
16	SWE	Status Word Enable	A low-level input enables the outputs (RPE, RFE, ROR, RDA, and TBMT) of the status word buffer register.
17	RCP	Receiver Clock	This input is a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	RDAR	Receiver Data Available Reset	A low-level input resets the RDA output to a low-level.
19	RDA	Receiver Data Available	This tri-state output (enabled by SWE) is at a high-level when an entire character has been received and transferred into the receiver buffer register.
20	RSI	Receiver Serial Input	This input accepts the serial bit input stream. A high-level (mark) to low-level (space) transition is required to initiate data reception.
21	MR	Master Reset	This input should be pulsed to a high-level after power turn-on. This sets TSO, TEOC, and TBMT to a high-level and resets RDA, RPE, RFE and ROR to a low-level.
22	ТВМТ	Transmitter Buffer Empty	This tri-state output (enabled by SWE) is at a high-level when the transmitter buffer register may be loaded with new data.
23	TDS	Transmitter Data Strobe	A low-level input strobe enters the data bits into the transmitter buffer register.
24	TEOC	Transmitter End of Character	This output appears as a high-level each time a full character is transmitted. It remains at this level until the start of transmission of the next character or for one-half of a TCP period in the case of continuous transmission.
25	TSO	Transmitter Serial Output	This output serially provides the entire transmitted character. TSO remains at a high-level when no data is being transmitted.
26-33	TD1-TD8	Transmitter Data Inputs	There are 8 data input lines (strobed by TDS) available. Unused data input lines, as selected by NDB1 and NDB2, may be in either logic state. The LSB should always be placed on TD1.
34	cs	Control Strobe	A high-level input enters the control bits (NDB1, NDB2, NSB, POE and NPB) into the control bits holding register. This line may be strobed or hard wired to a high-level.
35	NPB	No Parity Bit	A high-level input eliminates the parity bit from being transmitted; the stop bit(s) immediately follow the last data bit. In addition, the receiver requires the stop bit(s) to follow immediately after the last data bit. Also, the RPE output is forced to a low-level. See pin 39, POE.

### **DESCRIPTION OF PIN FUNCTION**

PIN NO.	SYMBOL	NAME	FUNCTION  This input selects the number of stop bits. A low-level input selects 1 stop bit, a high-level input selects 2 stop bits. Selection of 2 stop bits when programming a 5 data bit word generates 1.5 stop bits from the COM 2017.			
36	NSB	Number of Stop Bits				
37-38	NDB2, NDB1	Number of Data Bits/Character	These 2 inputs are internally decoded to select either 5, 6, 7, or 8 data bits/character as per the following truth table:  NDB2 NDB1 data bits/character  L L 5  L H 6  H L 7  H H 8			
39	POE	Odd/Even Parity Select	The logic level on this input, in conjunction with the NPB input, determines the parity mode for both the receiver and transmitter, as per the following truth table:  NPB POE MODE  L L odd parity  L H even parity  H X no parity  X = don't care			
40	TCP	Transmitter Glock	This input is a clock whose frequency is 16 times (16X) the desired transmitter baud rate.			





 $Upon da: a transmission initiation, or when not transmitting at 100\% line utilization, the start bit will be placed on the TSO line at the high to low transition of the TCP clock following the trailing edge of <math>\overline{\text{TDS}}$ .

## RECEIVER TIMING-8 BIT, PARITY, 2 STOP BITS



"The RDA line was previously not reset (ROR = high-fevel)
"The ROA line was previously reset (ROR = low-level).

### START BIT DETECT/VERIFY RCP \_ Begin verify Begin verify RSI

If the RSI line remains spacing for a 1-2 bit time, a genuine start bit is verified. Should the line return to a marking condition prior to a 1-2 bit time, the start bit verification process begins again

### **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering, 10 sec.)	
Positive Voltage on any Pin, Vcc	
Negative Voltage on any Pin, Vcc	

<sup>\*</sup>Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# ELECTRICAL CHARACTERISTICS (TA = 0°C to 70°C VCC = +5V ±5%, VDD = -12V ±5%, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Conditions
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low-level, VIL	VDD		0.8	V	
High-level, Vін	Vcc-1.5		Vcc	V	
OUTPUT VOLTAGE LEVELS					
Low-level, Vol		0.2	0.4	V	IoL = 1.6mA
High-level, Vон	2.4	4.0		V	$I_{OH} = 100 \mu A$
INPUT CURRENT					
Low-level, Inc			1.6	mΑ	see note 4
OUTPUT CURRENT					
Leakage, ILO			-1	μΑ	$\overline{\text{SWE}} = \overline{\text{RDE}} = V_{\text{IH}}, 0 \le V_{\text{OUT}} \le +5V$
Short circuit, los**			10		$V_{OUT} = 0V$
INPUT CAPACITANCE					
All inputs, CIN		5	10	pf	$V_{IN} = V_{CC}$ , $f = 1MHz$
OUTPUT CAPACITANCE					
All outputs, Cout		10	20	pf	$\overline{SWE} = \overline{RDE} = V_{IH}$ , $f = 1MHz$
POWER SUPPLY CURRENT				ρ.	3112 11012 1111112
Icc			28	mA	All outputs = Voh, All inputs = Vcc
Ipp			28	mA	7 Till Outputs — Vort, 7 Till Inputs — Voc
A.C. CHARACTERISTICS					$T_A = +25$ °C
CLOCK FREQUENCY					
(COM2502, COM2017)	DC		400	KHz	RCP, TCP
PULSE WIDTH					
Clock	1			μs	RCP TCP
Master reset	500			ns	MR
Control strobe	200			ns	<u>CS</u>
Transmitter data strobe	200			ns	TDS
Receiver data available reset	200			ns	RDAR
INPUT SET-UP TIME					
Data bits	≥0			ns	TD1-TD8
Control bits	≥0			ns	NPB, NSB, NDB2, NDB1, POE
INPUT HOLD TIME					
Data bits	≥0			ns	TD1-TD8
Control bits	≥0			ns	NPB, NSB, NDB2, NDB1, POE
STROBE TO OUTPUT DELAY					Load = $20pf + 1$ TTL input
Receive data enable			350	ns	RDE: TPD1, TPD0
Status word enable			350	ns	SWE: TPD1, TPD0
OUTPUT DISABLE DELAY			350	ns	ŘDE, SWE

<sup>\*\*</sup>Not more than one output should be shorted at a time.


NOTES: 1. If the transmitter is inactive (TEOC and TBMT are at a high-level) the start bit will appear on the TSO line within one clock period (TCP) after the trailing edge of TDS.

The start bit (mark to space transition) will always be detected within one clock period of RCP, guaranteeing a maximum start bit slippage of 1/16th of a bit time.

<sup>3.</sup> The tri-state output has 3 states: 1) lowimpedance to Vcc 2) lowimpedance to GND 3) high impedance OFF≅ 10M ohms. The "OFF" state is controlled by the SWE and RDE inputs.


<sup>4.</sup> Under steady state conditions no current flows for TTL or MOS interfacing. (COM 2502)

## **DATA/CONTROL TIMING DIAGRAM**





<sup>\*</sup>Input information (Data/Control) need only be valid during the last Tpw, min time of the input strobes (TDS, CS).

### **OUTPUT TIMING DIAGRAM**



NOTE: Waveform drawings not to scale for clarity.







Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.