### Cost-Optimized Portfolio Product Tables and Product Selection Guide





















### **Zynq®-7000 AP SoC Family**

			Cost-Optimized Devices						Mid-Range Devices				
	Device N	ame 🗀	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
	Part Nu	nber X	(C7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100	
				Single-Core			Dual-Core			Dua	l-Core		
	Processor	Core	ARM® Co	rtex™-A9 N	∕IPCore™	ARM (	Cortex-A9 N	1PCore			x-A9 MPCore		
			U	p to 766MF			p to 866MI				1GHz <sup>(1)</sup>		
bS)	Processor Exten			1	NEON™ SIM					oint Unit per pr	ocessor		
Processing System (PS)		ache				32k	(B Instruction	on, 32KB Da	ta per process	or			
ter		ache						512KB					
S	On-Chip Me		256KB										
ng L	External Memory Supp						-	DR3L, DDR2	•				
SS	External Static Memory Supp							ad-SPI, NAN	•				
000	DMA Cha						•	dedicated	•				
P	Periph			2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO									
	Peripherals w/ built-in D	ЛА <sup>(2)</sup>		2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO									
	Secu	itv <sup>(3)</sup>		RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot									
		icy			AES					or Secure Boot			
	Processing Syste	m to							AXI 32b Slave				
	Programmable Logic Interface		4x AXI 64b/32b Memory										
	(Primary Interfaces & Interrupts		AXI 64b ACP										
		- ' '			1			16 Interrup				=	
	7 Series PL Equiv		Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7	
	Logic		23K	55K	65K	28K	74K	85K	125K	275K	350K	444K	
E E	Look-Up Tables (	- 1	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400	
	•		28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800	
go-	Total Block		1.8Mb	2.5Mb	3.8Mb	2.1Mb	3.3Mb	4.9Mb	9.3Mb	17.6Mb	19.2Mb	26.5Mb	
<u>e</u>	(# 36Kb Bl	- 1	(50)	(72)	(107)	(60)	(95)	(140)	(265)	(500)	(545)	(755)	
lab	DSP :		66	120	170	80	160	220	400	900	900	2,020	
J L	PCI Exp		_	Gen2 x4		_	Gen2 x4	<u> </u>	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8	
gra	Analog Mixed Signal (AMS) / XA				FC 0 CUA 25			•	17 Differentia	•	· 6 (:		
Programmable Logic (PL)	Secu				ES & SHA 25	obb Decrypt		entication f	or Secure Prog	4			
	Comm	- 1		-1			-1			-1		-1	
	•	nded		-2			-2,-3			-2,-3 -1, -2, -2L		-2	
	Indu	strial		-1, -2		-1, -2, -1L				-1, -2, -2L			

Notes:

<sup>1. 1</sup> GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.

<sup>2.</sup> Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.

<sup>3.</sup> Security block is shared by the Processing System and the Programmable Logic.

## **Zynq®-7000 All Programmable SoC Family** HR I/O, HP I/O, PS I/O, and Transceivers (GTP or GTX)

	Cost-Optimized Devices									Mid-Range Devices			
		Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
Package	Dimensions	Ball Pitch			HR I/O,						HP I/O		
Footprint	(mm) <sup>(1)</sup>	(mm) _			PS I/O <sup>(2)</sup> , GTP		<b>i</b>			PS I/O <sup>(2)</sup> , GTX	Transceivers		
CLG225	13x13	0.8	54, 0 84 <sup>(3)</sup> , 0			54, 0 84 <sup>(3)</sup> , 0							
CLG400	17x17	0.8	100, 0 128, 0		125, 0 128, 0	100, 0 128, 0		125, 0 128, 0					
CLG484	19x19	0.8	, .		200, 0 128, 0	, .		200, 0 128, 0					
CLG485 <sup>(4)</sup>	19x19	0.8		150, 0 128, 4	123, 3		150, 0 128, 4	120, 0					
SBG485 <sup>(4)</sup>	19x19	0.8							50, 100 128, 4				
FBG484	23x23	1.0							100, 63 128, 4				
FBG676 <sup>(1)</sup>	27x27	1.0							100, 150 128, 4	100, 150 128, 8	100, 150 128, 8		
FFG676 <sup>(1)</sup>	27x27	1.0							100, 150 128, 4	100, 150 128, 8	100, 150 128, 8		
FFG900	31x31	1.0								212, 150 128, 16	212, 150 128, 16	212, 150 128, 16	
FFG1156	35x35	1.0										250, 150 128, 16	

#### Notes:

- 1. Devices in the same package are footprint compatible. FBG676 and FFG676 are also footprint compatible.
- 2. PS I/O count does not include dedicated DDR calibration pins.
- 3. PS DDR and PS MIO pin count is limited by package size. See DS190, Zyng-7000 All Programmable SoC Overview for details.
- CLG485 and SBG485 are pin-to-pin compatible. See product data sheets and user guides for more details.
   See <u>DS190</u>, Zynq-7000 All Programmable SoC Overview for package details.

### **Artix-7 FPGAs**

Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V)

(1.04, 0.354, 0.34)											
		Pa	rt Number	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
			Logic Cells	12,800	16,640	23,360	33,280	52,160	75,520	101,440	215,360
Logic Resources			Slices	2,000	2,600	3,650	5,200	8,150	11,800	15,850	33,650
Nesources		CLB	Flip-Flops	16,000	20,800	29,200	41,600	65,200	94,400	126,800	269,200
	Maximun	n Distributed	RAM (Kb)	171	200	313	400	600	892	1,188	2,888
Memory Resources	Block RAM/FIF	O w/ ECC (3	6 Kb each)	20	25	45	50	75	105	135	365
Resources		Total Block	RAM (Kb)	720	900	1,620	1,800	2,700	3,780	4,860	13,140
Clock Resources	CI	MTs (1 MMC	CM + 1 PLL)	3	5	3	5	5	6	6	10
1/O Danas	Maxi	mum Single-	-Ended I/O	150	250	150	250	250	300	300	500
I/O Resources	Maximu	m Differentia	al I/O Pairs	72	120	72	120	120	144	144	240
			<b>DSP Slices</b>	40	45	80	90	120	180	240	740
		PCI	le® Gen2 <sup>(1)</sup>	1	1	1	1	1	1	1	1
Embedded Hard IP	Analog Mixe	ed Signal (AN	/IS) / XADC	1	1	1	1	1	1	1	1
Resources	Configuration AES / HMAC Blocks			1	1	1	1	1	1	1	1
	GTP Transceivers (6.6 Gb/s Max Rate) <sup>(2)</sup>			2	4	4	4	4	8	8	16
		Commercia	l Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades		Extended	d Temp (E)	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
		Industri	al Temp (I)	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L
	Package <sup>(3), (4)</sup>	Dimensions (mm)	Ball Pitch (mm)			Availa	ible User I/O: 3.3	BV SelectIO™ HR	I/O (GTP Transce	eivers)	
	CPG236	10 x 10	0.5		106 (2)		106 (2)	106 (2)			
	CPG238	10 x 10	0.5	112 (2)		112 (2)					
	CSG324	15 x 15	0.8		210 (0)		210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	0.8	150 (2)	150 (4)	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	1.0		170 (0)		170 (0)	170 (0)	170 (0)	170 (0)	

250 (4)

250 (4)

Note	٥
------	---

SBG484

FGG484<sup>(5)</sup>

FBG484<sup>(5)</sup>

FGG676<sup>(6)</sup>

FBG676<sup>(6)</sup>

FFG1156

1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.

8.0

1.0

1.0

1.0

1.0

1.0

2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.

250 (4)

- 3. Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for package details.
- 4. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.
- 5. Devices in FGG484 and FBG484 are footprint compatible.
- 6. Devices in FGG676 and FBG676 are footprint compatible.

19 x 19

23 x 23

23 x 23

27 x 27

27 x 27

35 x 35



285 (4)

300 (8)

285 (4)

300 (8)

285 (4)

285 (4)

400 (8)

500 (16)

Footprint

Compatible

Footprint

Compatible

### **Spartan-7 FPGAs**

I/O Optimization at the Lowest Cost and Highest Performance-per-Watt (1.0V, 0.95V)

		(±101) 013317					
	Part Number	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
	Logic Cells	6,000	12,800	23,360	52,160	76,800	102,400
Logic Resources	Slices	938	2,000	3,650	8,150	12,000	16,000
	CLB Flip-Flops	7,500	16,000	29,200	65,200	96,000	128,000
	Max. Distributed RAM (Kb)	70	150	313	600	832	1,100
Memory Resources	Block RAM/FIFO w/ ECC (36 Kb each)	5	10	45	75	90	120
	Total Block RAM (Kb)	180	360	1,620	2,700	3,240	4,320
Clock Resources	Clock Mgmt Tiles (1 MMCM + 1 PLL)	2	2	3	5	8	8
1/0 0	Max. Single-Ended I/O Pins	100	100	150	250	400	400
I/O Resources	Max. Differential I/O Pairs	48	48	72	120	192	192
	DSP Slices	10	20	80	120	140	160
Embedded Hard IP Resources	Analog Mixed Signal (AMS) / XADC	0	0	1	1	1	1
Resources	Configuration AES / HMAC Blocks	0	0	1	1	1	1
	Commercial Temp (C)	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2
Speed Grades	Industrial Temp (I)	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L
	Expanded Temp (Q)	-1	-1	-1	-1	-1	-1
	Body Area Ball Pitch						

	Body Area	Ball Pitch						
Package <sup>(1)</sup>	(mm)	(mm)		Ava	ilable User I/O:	3.3V SelectIO™ F	HR I/O	
CPGA196	8x8	0.5	100	100				
CSGA225	13x13	0.8	100	100	150			
CSGA324	15x15	0.8			150	210		
FTGB196	15x15	1.0	100	100	100	100		
FGGA484	23x23	1.0				250	338	338
FGGA676	27x27	1.0					400	400

<sup>1.</sup> Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other Spartan-7 devices with the same sequence. The footprint compatible devices within this family are outlined.

### **Spartan-6 FPGAs**

#### Spartan®-6 LX FPGAs

I/O Optimization at the Lowest Cost (1.2V, 1.0V)

#### Spartan-6 LXT FPGAs

I/O Optimization at the Lowest-Cost with Serial Connectivity (1.2V)

Part Number	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
Slices <sup>(1)</sup>	600	1,430	2,278	3,758	6,822	11,662	15,822	23,038	3,758	6,822	11,662	15,822	23,038
Logic Cells <sup>(2)</sup>	3,840	9,152	14,579	24,051	43,661	74,637	101,261	147,443	24,051	43,661	74,637	101,261	147,443
CLB Flip-Flops	4,800	11,440	18,224	30,064	54,576	93,296	126,576	184,304	30,064	54,576	93,296	126,576	184,304
Max. Distributed RAM (Kb)	75	90	136	229	401	692	976	1,355	229	401	692	976	1,355
Block RAM (18Kb each)	12	32	32	52	116	172	268	268	52	116	172	268	268
Total Block RAM (Kb) <sup>(3)</sup>	216	576	576	936	2,088	3,096	4,824	4,824	936	2,088	3,096	4,824	4,824
Clock Mgmt Tiles (CMT)(4)	2	2	2	2	4	6	6	6	2	4	6	6	6
Max. Single-Ended I/O Pins	132	200	232	266	358	408	480	576	250	296	348	498	540
Max. Differential I/O Pairs	66	100	116	133	179	204	240	288	125	148	174	249	270
DSP48A1 Slices(5)	8	16	32	38	58	132	180	180	38	58	132	180	180
Endpoint Block for PCIe®	_	_	_	_	_	_	_	_	1	1	1	1	1
Memory Controller Blocks	0	2	2	2	2	4	4	4	2	2	4	4	4
GTP Low-Power Transceivers	_	_	_	_	_	_	_	_	2	4	8	8	8
Commercial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Industrial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Configuration Memory (Mb)	2.7	2.7	3.7	6.4	11.9	19.6	26.5	33.8	6.4	11.9	19.6	26.5	33.8

	Body	Ball													
	Area	Pitch				Maxi	mum User I	/O: SelectIC	™ Interface	Pins (GTP T	ransceivers	<b>)</b> (6)			
Package	(mm)	(mm)								•		•			
CPG196 <sup>(7)</sup>	8 x 8	0.5	106	106	106										
TQG144 <sup>(7)</sup>	20 x 20	0.5	102	102											
CSG225 <sup>(8)</sup>	13 x 13	0.8	132	160	160										
CSG324	15 x 15	0.8		200	232	226	218				190 (2)	190 (4)			
CSG484 <sup>(9)</sup>	19 x 19	0.8					320	328	338	338		296 (4)	292 (4)	296 (4)	296 (4)
FT(G)256	17 x 17	1.0		186	186	186									
FG(G)484 <sup>(9)</sup>	23 x 23	1.0				266	316	280	326	338	250 (2)	296 (4)	268 (4)	296 (4)	296 (4)
FG(G)676	27 x 27	1.0					358	408	480	498			348 (8)	376 (8)	396 (8)
FG(G)900	31 x 31	1.0								576				498 (8)	540 (8)

#### Notes:

- 1. Each slice contains four LUTs and eight flip-flops.
- 2. Spartan-6 FPGA logic cell ratings reflect the increased logic capacity offered by the 6-input LUT architecture.
- 3. Block RAM are fundamentally 18Kb in size. Each block can also be used as two independent 9 Kb blocks.
- 4. Each CMT contains two DCMs and one PLL.
- 5. Each DSP48A1 slice contains an 18x18 multiplier, an adder, and an accumulator.

- 6. The LX device pinouts are not compatible with the LXT device pinouts.
- 7. CPG196 and TQG144 do not have memory controller support. -3N is not available for these packages.
- CSG225 has X8 memory controller support in the LX9 and LX16 devices. There is no memory controller in the LX4 devices.
- 9. Devices in the FG(G)484 and CSG484 packages have support for two memory controllers.
- 10. Devices with -3N speed grade do not support MCB functionality.

### **CoolRunner-II CPLDs**

High performance and ultra-low power consumption in a single-chip, instant-on programmable device (1.8V)

Nation   Part Number   XC2C32A   XC2C64A   XC2C128   XC2C256   XC2C384	XC2C512 12,000 512 56 3 16 270
Logic Resources         Macrocells         32         64         128         256         384           Product Terms Per Macrocell         56         56         56         56         56           Clock Resources         Global Clocks         3         3         3         3         3           Resources         Product Term Clocks Per Function Block         16         16         16         16         16           Maximum I/O         33         64         100         184         240           I/O Resources         Input Voltage Compatible         1.5 / 1.8 / 2.5 / 3.3	512 56 3 16
Product Terms Per Macrocell         56         56         56         56           Clock         Global Clocks         3         3         3         3           Resources         Product Term Clocks Per Function Block         16         16         16         16         16           Maximum I/O         33         64         100         184         240           I/O Resources         Input Voltage Compatible         1.5 / 1.8 / 2.5 / 3.3	56 3 16
Clock Resources         Global Clocks Per Function Block Input Voltage Compatible         3         3         3         3         3         3         3         3         3         3         3         3         3         4         16         16         16         16         16         16         16         16         16         16         16         16         10         184         240           I/O Resources         Input Voltage Compatible         1.5 / 1.8 / 2.5 / 3.3         1.5 / 1.8 / 2.5 / 3.3         1.5 / 1.8 / 2.5 / 3.3	3 16
Resources         Product Term Clocks Per Function Block         16         16         16         16         16         16         16         16         16         16         16         16         16         10         184         240         10 <t< td=""><td>16</td></t<>	16
Maximum I/O         33         64         100         184         240           I/O Resources         Input Voltage Compatible         1.5 / 1.8 / 2.5 / 3.3	
I/O Resources Input Voltage Compatible 1.5 / 1.8 / 2.5 / 3.3	270
Output Voltage Compatible 1.5 / 1.8 / 2.5 / 3.3	
Min. Pin-to-Pin Logic Delay (ns) 3.8 4.6 5.7 5.7 7.1	7.1
Speed Grades Commercial Speed Grades (Fastest to Slowest) -4, -6 -5, -7 -6, -7 -6, -7 -7, -10	-7, -10
Industrial Speed Grades (Fastest to Slowest) -6 -7 -7 -7 -10	-7 <sup>(1)</sup> , -10
Package <sup>(3), (4)</sup> Area (mm) Maximum User I/Os	7.7, 10
QFN Packages (QF): Quad, flat, no-lead (0.5mm lead spacing)	
QFG32 <sup>(4)</sup> 5 x 5 21	
QFG48 <sup>(4)</sup> 7 x 7 37	
VQFP Packages (VQ): Very thin QFP (VQ44: 0.8mm lead spacing, VQ100: 0.5mm lead spacing)	
VQG44 12 x 12 33 33 33 VQG100 16 x 16 64 80 80	
A	
Chip Scale Packages (CP): Wire-bond, chip-scale, BGA (0.5mm ball spacing)	
CPG56 6 x 6 33 45 CPG132 8 x 8 100 106	
TQFP Packages (TQ): Thin QFP (0.5mm lead spacing)	
TQG100 16 x 16	
TQG144 22 x 22 100 118 118	
PQFP Packages (PQ): Wire-bond, plastic, QFP (0.5 mm lead spacing)	
PQG208 30.6 x 30.6 mm 173 173	173
FBGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	175
FTG256 17 x 17 mm 184 212	212
FBGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	
FGG324 23 x 23 mm 240	270

#### VIntac.

- 1. -7 speed grade is only available in FT(G)256 package.
- All packages are available in Pb-Free and RoHS6 compliant versions.
- 3. Area dimensions for lead-frame product are inclusive of the leads.
- 4. Only available in RoHS6 compliant and Halogen-free packages.

### **Zynq®-7000 Family Speed Grades**

#### Device Name<sup>(1)</sup>

	Speed Grade	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
С	-1	•	•	•	•	•	•	•	•	•	•
Е	-2	•	•	•	•	•	•	•	•	•	•
	-3	-	_	-	•	•	•	•	•	•	_
	-1	•	•	•	•	•	•	•	•	•	•
١,	-2	•	•	•	•	•	•	•	•	•	•
'	-1L	_	_	_	•	•	•	_	_	_	_
	-2L	-	-	-	-	-	-	•	•	•	•

#### Notes

 $1. \ For full part number details, see the Ordering Information section in \underline{DS190}, \textit{Zynq} \hbox{@-}7000 \textit{All Programmable SoC Overview}.$ 

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C)  
E = Extended (Tj = 0°C to +100°C)  
I = Industrial (Tj = 
$$-40$$
°C to +100°C)

### **Artix-7 FPGA Speed Grades**

#### Device Name<sup>(1)</sup>

	Speed Grade	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
	-1	•	•	•	•	•	•	•	•
С	-2	•	•	•	•	•	•	•	•
Е	-2L	•	•	•	•	•	•	•	•
	-3	•	•	•	•	•	•	•	•
	-1	•	•	•	•	•	•	•	•
- 1	-1L	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•

#### Notes

1. For full part number details, see the Ordering Information section in <u>DS180</u>, 7 Series FPGAs Overview.

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C)  
E = Extended (Tj = 0°C to +100°C)  
I = Industrial (Tj = 
$$-40$$
°C to +100°C)

### **Spartan-7 FPGA Speed Grades**

#### Device Name<sup>(1)</sup>

	Speed Grade	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
С	-1	•	•	•	•	•	•
C	-2	•	•	•	•	•	•
	-1	•	•	•	•	•	•
1.0	-2	•	•	•	•	•	•
	-1L	•	•	•	•	•	•
Q	-1	•	•	•	•	•	•

#### Notes

1. For full part number details, see the Ordering Information section in DS180, 7 Series FPGAs Overview.

- Available
- Not offered

C = Commercial (Tj = 
$$0^{\circ}$$
C to +85°C)  
I = Industrial (Tj =  $-40^{\circ}$ C to +100°C)  
Q = Expanded (Tj =  $-40^{\circ}$ C to 125°C)

### **Spartan-6 FPGA Speed Grades**

#### Device Name<sup>(1)</sup>

	Speed Grade	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
	-1L	•	•	•	•	•	•	•	•	_	_	_	_	_
_	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
C	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•
	-1L	•	•	•	•	•	•	•	•	_	_	_	_	_
	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
'	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•

Notes:

1. For full part number details, see the Ordering Information section in DS160, Spartan-6 Family Overview.

C = Commercial (Tj = 0°C to +85°C)

 $I = Industrial (Tj = -40^{\circ}C \text{ to } +100^{\circ}C)$ 

Available

Not offered

### **Device Ordering Information**



XC

7

Family

Family

###

-1

FF

Package Type

CL: Wire-bond (.8mm)

V

###

Package

Xilinx Commercial

Generation

Value Index

Single Core Speed Grade Indicator (Z-7007S, Z-7012S,

-1: Slowest -L1: Low Power -2: Mid Z-7014S) -L2: Low Power

-3: Fastest

FB: Bare-die Flip-chip (1mm) FF: Flip-chip (1mm)

V: RoHS 6/6

G(CLG) = RoHS 6/6SB: Bare-die Flip-chip (.8mm) G (SBG, FBG, FFG) =

RoHS 6/6 with exemption 15

Pin Count

Grade (C, E, I)

Temperature

XC

Xilinx

Commercial

Generation

### Α

> Logic Cells In 1K units

-1

Speed Grade

-1 = Slowest -L1 = Low Power

-L2 = Low Power -3 = Highest

-2 = Mid

FF

Package Type CP: Wire-bond (.5mm) CS: Wire-bond (.8mm)

SB: Bare-die Flip-chip (.8mm)

FT: Wire-bond (1mm)

FG: Wire-bond (1mm) FB: Bare-die Flip-chip (1mm) FF: Flip-chip (1mm)

G

V: RoHS 6/6 G: RoHS 6/6 w/exemption 15

900 Nominal

Package

Pin Count

Temperature Grade (C, E, I)

SPARTAN.7

XC

Xilinx Commercial 7

Generation

Family

S ###

Logic Cells In 1K units

Speed Grade -1 = Slowest -L1 = Low Power

-2 = Mid

-1

FG

Package Type CP: Wire-bond (.5mm)

CS: Wire-bond (.8mm) FG: Wire-bond (1mm) FT: Wire-bond (1mm)

G

G: RoHS 6/6

Package Designator

Α

484

Package

Pin Count

900

Temperature Grade (C, I, Q)



XC

Xilinx

Commercial

Generation

6

S Family

LXT Sub-families

LX

###

Logic Cells In 1K units

Speed Grade -L1 = Low Power

-1

-2 = Mid-3 = Highest

-N3 = No MCB functionality

FB

G G: RoHS 6/6

Package Pin Count

Temperature Grade (C, I)

-L1 is the ordering code for the lower power, -1L speed grade.

-L2 is the ordering code for the lower power, -2L speed grade.

C = Commercial (Tj = 0°C to +85°C) E = Extended (Tj = 0°C to +100°C) I = Industrial (Tj = -40°C to +100°C) Q = Expanded (Tj = -40°C to +125°C)



Package Type

CP: Wire-bond (.5mm)

CS: Wire-bond (.8mm)

FT: Wire-bond (1mm) FG: Wire-bond (1mm)

TQ: Quad Flat Pack (.5mm)

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

### **CPLD Ordering Information**



FBGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0mm ball spacing)
FBGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0mm ball spacing)

Notes:

C = Commercial ( $T_A = 0$ °C to +70°C) I = Industrial ( $T_A = -40$ °C to +85°C)



Important: Verify all data in this document with the device data sheets found at www.xilinx.com

# ZYNQ

### **Zynq®-7000 Device Footprint Compatibility**

13mm-35mm

150, 128, 16

HR I/O, PS I/O, and GTP Transceivers

PCB Footprint Dimensions (mm)	13x13	17x17	19x19	19x19	23x23	27x27	27x27	31x31	35x35
Unique Footprint	CLG225	CLG400	CLG484	CLG485	FBG484	FBG676	FFG676	FFG900	FFG1156
Z-7007S	54, 84, 0	100, 128, 0							
Z-7012S				150, 128, 4					
Z-7014S		125, 128, 0	200, 128, 0						
Z-7010	54, 84, 0	100, 128, 0							
Z-7015				150, 128, 4					
Z-7020		125, 128, 0	200, 128, 0						

Mid-Range Devices (provided for reference) HR I/O, HP I/O, PS I/O, GTX Transceivers

Z-7030		50, 100, 128, 4	100, 63, 128, 4	100, 150, 128, 4	100, 150, 128, 4		
Z-7035				100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	
Z-7045				100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	
Z-7100						212, 150, 128, 16	250, 1

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

The footprint compatibility range is indicated by shading per column.





Artix®-7 Device Footprint Compatibility HR I/O, GTP Transceivers												
PCB Footprint Dimensions (mm)	10x10	10x10	15x15	15x15	17x17	19x19	23x23	23x23	27x27	27x27	35x35	
Unique Footprint	CPG236	CPG238	CSG324	CSG325	FTG256	SBG484	FBG484	FGG484	FBG676	FGG676	FFG1156	
XC7A12T		112, 2		150, 2								
XC7A15T	106, 2		210, 0	150, 4	170, 0			250, 4				
XC7A25T		112, 2		150, 4								
XC7A35T	106, 2		210, 0	150, 4	170, 0			250, 4				
XC7A50T	106, 2		210, 0	150, 4	170, 0			250, 4				
XC7A75T			210, 0		170, 0			285, 4		300, 8		
XC7A100T			210, 0		170, 0			285, 4		300, 8		
XC7A200T						285, 4	285, 4		400, 8		500, 16	

The footprint compatibility range is indicated by shading per column.

Spartan®-7 Device Footprint Compatibility HR I/O												
PCB Footprint Dimensions (mm)	8x8	13x13	15x15	15x15	23x23	27x27						
Unique Footprint	CPGA196	CSGA225	CSGA324	FTGB196	FGGA484	FGGA676						
XC7S6	100	100		100								
XC7S15	100	100		100								
XC7S25		150	150	100								
XC7S50			210	100	250							
XC7S75					338	400						
XC7S100					338	400						

The footprint compatibility range is indicated by shading per column.

#### **Spartan®-6 Device Footprint Compatibility** 8mm-31mm I/O, GTP Transceivers **Dimensions** 8x8 13x13 15x15 17x17 19x19 20x20 23x23 27x27 31x31 (mm) Unique CPG196 CSG225 CSG324 FTG256 **TQG144** FGG484 FGG676 FGG900 CSG484 Footprint XC6SLX4 132, 0 102, 0 106.0 XC6SLX9 106, 0 160, 0 200, 0 186, 0 102, 0 XC6SLX16 106, 0 160,0 232, 0 186, 0 XC6SLX25 226, 0 186, 0 266, 0 XC6SLX45 218, 0 358, 0 320, 0 316, 0 XC6SLX75 328, 0 280, 0 408, 0 XC6SLX100 338, 0 326, 0 480,0 XC6SLX150 338, 0 338, 0 498.0 576,0 **Dimensions** 15x15 19x19 23x23 27x27 31x31 (mm) Unique CSG324 CSG484 FGG484 FGG676 FGG900 Footprint XC6SLX25T 190, 2 250, 2 XC6SLX45T 190, 4 296, 4 295, 4 XC6SLX75T 292, 4 268, 4 348, 8 The footprint compatibility range is XC6SLX100T 296, 4 296, 4 376, 8 498, 8 indicated by shading per column.



396, 8

540,8

296, 4

296, 4

XC6SLX150T

### Transceiver Count and Bandwidth SPARTAN® SPARTAN®


52.8


52.8

**Total Transceiver Count** 

ARTIX 7







Mid-Range Devices (provided for reference) Transceiver Bandwidth = (Total Transceiver Count x Maximum Line Rate) x 2

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

400

400

400


XC7Z035

XC7Z045

XC7Z100

XC7A35T

XC7A50T



Page 19

### **Digital Signal Processing Metrics**

Page 20








**EXILINX** ALL PROGRAMMABLE.






### **Block RAM Metrics**









### References

SPARTAN. SPARTAN ARTIX. ZYNQ. CoolRunner-II

#### Spartan®-6 FPGA Product Page

DS160, Spartan-6 Family Overview

DS162, Spartan-6 FPGA Data Sheet: DC and Switching Characteristics

#### Spartan-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

<u>DS189</u>, Spartan-7 FPGAs Data Sheet: DC and AC Switching Characteristics

#### Artix®-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS181, Artix®-7 FPGAs Data Sheet: DC and Switching Characteristics

#### Zyng®-7000 SoC Product Page

DS190, Zynq-7000 All Programmable SoC Overview

DS187, Zynq-7000 All Programmable SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics

#### CoolRunner™-II CPLD Product Page

DS090, CoolRunner-II CPLD Family Data Sheet

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XMP100 (v1.9.1)