












```
// Pin 10
//=====
// | GPIO0 | FUNC0 | FUNC1 | GPIO1 | FUNC0 | FUNC1 |
//=====
// | 0 | uart_0_uart_rx_i_pad | vgalcd_0_vgalcd_r_o_pad0 | 0 | spi_1_spi_sck_o_pad | _NONE_FUNC |
// | 1 | uart_0_uart_tx_o_pad | vgalcd_0_vgalcd_r_o_pad1 | 1 | spi_1_spi_nss_o_pad | _NONE_FUNC |
// | 2 | pwm_0_pwm_o_pad0 | vgalcd_0_vgalcd_r_o_pad2 | 2 | spi_1_spi_io_pad0 | _NONE_FUNC |
// | 3 | pwm_0_pwm_o_pad1 | vgalcd_0_vgalcd_r_o_pad3 | 3 | spi_1_spi_io_pad1 | _NONE_FUNC |
// | 4 | pwm_0_pwm_o_pad2 | vgalcd_0_vgalcd_r_o_pad4 | 4 | spi_1_spi_io_pad2 | _NONE_FUNC |
// | 5 | pwm_0_pwm_o_pad3 | vgalcd_0_vgalcd_g_o_pad0 | 5 | spi_1_spi_io_pad3 | _NONE_FUNC |
// | 6 | pwm_1_pwm_o_pad0 | vgalcd_0_vgalcd_g_o_pad1 | 6 | spi_2_spi_sck_o_pad | _NONE_FUNC |
// | 7 | pwm_1_pwm_o_pad1 | vgalcd_0_vgalcd_g_o_pad2 | 7 | spi_2_spi_nss_o_pad | _NONE_FUNC |
// | 8 | pwm_1_pwm_o_pad2 | vgalcd_0_vgalcd_g_o_pad3 | 8 | spi_2_spi_io_pad0 | _NONE_FUNC |
// | 9 | pwm_1_pwm_o_pad3 | vgalcd_0_vgalcd_g_o_pad4 | 9 | spi_2_spi_io_pad1 | _NONE_FUNC |
// | 10 | pwm_2_pwm_o_pad0 | vgalcd_0_vgalcd_g_o_pad5 | 10 | spi_2_spi_io_pad2 | _NONE_FUNC |
// | 11 | pwm_2_pwm_o_pad1 | vgalcd_0_vgalcd_b_o_pad0 | 11 | spi_2_spi_io_pad3 | _NONE_FUNC |
// | 12 | pwm_2_pwm_o_pad2 | vgalcd_0_vgalcd_b_o_pad1 | 12 | ps2_0_ps2_clk_i_pad | _NONE_FUNC |
// | 13 | pwm_2_pwm_o_pad3 | vgalcd_0_vgalcd_b_o_pad2 | 13 | ps2_0_ps2_dat_i_pad | _NONE_FUNC |
// | 14 | tmr_0_capch_i_pad | vgalcd_0_vgalcd_b_o_pad3 | 14 | _NONE_FUNC | _NONE_FUNC |
// | 15 | tmr_1_capch_i_pad | vgalcd_0_vgalcd_b_o_pad4 | 15 | _NONE_FUNC | _NONE_FUNC |
// | 16 | tmr_2_capch_i_pad | vgalcd_0_vgalcd_hsync_o_pad | 16 | _NONE_FUNC | _NONE_FUNC |
// | 17 | tmr_3_capch_i_pad | vgalcd_0_vgalcd_vsync_o_pad | 17 | _NONE_FUNC | _NONE_FUNC |
// | 18 | i2s_0_mclk_o_pad | vgalcd_0_vgalcd_de_o_pad | 18 | _NONE_FUNC | _NONE_FUNC |
// | 19 | i2s_0_ws_io_pad | vgalcd_0_vgalcd_pclk_o_pad | 19 | _NONE_FUNC | _NONE_FUNC |
// | 20 | i2s_0_sck_io_pad | _NONE_FUNC | 20 | _NONE_FUNC | _NONE_FUNC |
// | 21 | i2s_0_sd_o_pad | _NONE_FUNC | 21 | _NONE_FUNC | _NONE_FUNC |
// | 22 | i2s_0_sd_i_pad | _NONE_FUNC | 22 | _NONE_FUNC | _NONE_FUNC |
// | 23 | spi_0_spi_sck_o_pad | _NONE_FUNC | 23 | _NONE_FUNC | _NONE_FUNC |
// | 24 | spi_0_spi_nss_o_pad | _NONE_FUNC | 24 | _NONE_FUNC | _NONE_FUNC |
// | 25 | spi_0_spi_io_pad0 | _NONE_FUNC | 25 | _NONE_FUNC | _NONE_FUNC |
// | 26 | spi_0_spi_io_pad1 | _NONE_FUNC | 26 | _NONE_FUNC | _NONE_FUNC |
// | 27 | spi_0_spi_io_pad2 | _NONE_FUNC | 27 | _NONE_FUNC | _NONE_FUNC |
// | 28 | spi_0_spi_io_pad3 | _NONE_FUNC | 28 | _NONE_FUNC | _NONE_FUNC |
// | 29 | i2c_0_scl_io_pad | _NONE_FUNC | 29 | _NONE_FUNC | _NONE_FUNC |
// | 30 | i2c_0_sda_io_pad | _NONE_FUNC | 30 | _NONE_FUNC | _NONE_FUNC |
// | 31 | _NONE_FUNC | _NONE_FUNC | 31 | _NONE_FUNC | _NONE_FUNC |
//=====
```

原理图	Schematic1			创建日期	2025-06-05
板子	Board1			更新日期	2025-06-11
绘制	StarrySkyPi			图页	设计概览
审阅					
		版本	尺寸	页 1 共 7	
		V1.0	A4	嘉立创EDA	



1.8V -> 0.9V <=> 3.3V







原理图	Schematic1			创建日期	2025-06-05
板子	Board1			更新日期	2025-06-05
绘制	StarrySkyPi			图页	电源模块
审阅					
		版本	尺寸	页 2 共 7	
嘉立创EDA		V1.0	A4	嘉立创EDA	



# CLK




# CONFIG\_SWITCH




# RESET







## POWER LEVEL




# JTAG




PL\_CLK



## BOOT MODE



## KEY

原理图	Schematic1			创建日期	2025-06-05
				更新日期	2025-06-11
板子	Board1			图页	FPGA外围
绘制		StarrySkyPi			
审阅					
		版本	尺寸	页    4    共    7	
		V1.0	A4	嘉立创EDA	







