SDAS212A - DECEMBER 1983 - REVISED DECEMBER 1994

- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts
- Parallel Synchronous Loading
- Direct Overriding Clear
- Temporary Data-Latching Capability
- Package Options Include Plastic Small-Outline Packages (D), Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These 4-bit bidirectional universal shift registers feature parallel outputs, right-shift and left-shift serial (SR SER, SL SER) inputs, operating-mode-control (S0, S1) inputs, and a direct overriding clear (CLR) line. The registers have four distinct modes of operation:


- Inhibit clock (temporary data latch/do nothing)
- Shift right (in the direction Q<sub>A</sub> toward Q<sub>D</sub>)
- Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>)
- Parallel (broadside) load

Parallel synchronous loading is accomplished by applying the four bits of data and taking both S0 and S1 high. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock (CLK) input. During loading, serial data flow is inhibited.

#### SN54AS194 . . . J PACKAGE SN74AS194 . . . D OR N PACKAGE (TOP VIEW)



## SN54AS194 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when both mode-control inputs are low.

The SN54AS194 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AS194 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


SDAS212A - DECEMBER 1983 - REVISED DECEMBER 1994

#### **FUNCTION TABLE**

	INPUTS							OUTPUTS					
01.0	MODE		CLK	SERIAL		PARALLEL			٥.	0-	00	0-	
CLR	S1	S0	CLK	LEFT	RIGHT	Α	В	С	D	QA	QB	ФС	$Q_{D}$
L	Х	Х	Х	Х	Х	Х	Х	Χ	Х	L	L	L	L
Н	Х	X	L	Х	Χ	Х	X	Χ	Χ	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
Н	Н	Н	1	Х	Χ	а	b	С	d	а	b	С	d
н	L	Н	<b>↑</b>	Х	Н	Х	X	Χ	X	Н	$Q_{An}$	$Q_{Bn}$	Q <sub>Cn</sub>
н	L	Н	<b>↑</b>	Х	L	Х	X	Χ	X	L	$Q_{An}$	$Q_{Bn}$	Q <sub>Cn</sub>
Н	Н	L	1	Н	Χ	Х	X	Χ	Χ	Q <sub>Bn</sub>	$Q_{Cn}$	$Q_{Dn}$	Н
Н	Н	L	1	L	Χ	Х	Χ	Χ	Χ	Q <sub>Bn</sub>	$Q_{Cn}$	$Q_{Dn}$	L
Н	L	L	Х	Х	Χ	Х	Χ	Χ	Χ	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>C0</sub>	Q <sub>D0</sub>


 $H = \text{high level (steady state)}; \ L = \text{low level (steady state)}; \ X = \text{irrelevant (any input, including transitions)}; \ \uparrow = \text{transition from low to high level; a, b, c, d} = \text{the level of steady-state input at inputs A, B, C, or D, respectively; } Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = \text{the level of } Q_{A}, Q_{B}, Q_{C}, \text{or } Q_{D}, \text{respectively, before the indicated steady-state input conditions were established; } Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = \text{the level of } Q_{A}, Q_{B}, Q_{C}, \text{ respectively, before the most recent } \uparrow \text{ transition of the clock.}$ 

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



 $\mbox{$^{\dag}$ I/O$ ports not shown: $Q_B$ (14) and $Q_C$ (13)$}$  Pin numbers shown are for the D, J, and N packages.

SDAS212A - DECEMBER 1983 - REVISED DECEMBER 1994




Figure 1. Typical Clear, Load, Right-Shift, and Clear Sequences

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	 7 V
Input voltage, V <sub>I</sub>	 7 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS194	 -55°C to 125°C
Storage temperature range	 -65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SI	SN54AS194		SN74AS194			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loн	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
fclock*	Clock frequency		0		75	0		80	MHz
		CLR	4			4.5			
t <sub>W</sub> *	Pulse duration	CLK high	4			4			ns
		CLK low	6			7			
		Select	9			9.5			
t <sub>su</sub> *	Setup time before CLK↑	Data	3.5			4			ns
		Clear inactive state	6			6			
th*	Hold time, data after CLK↑		0.5			0.5			ns
TA	Operating free-air temperature		-55		125	0		70	°C

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data, but are not production tested.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CON	SN	SN54AS194			SN74AS194			
	PARAMETER	TEST CON	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
ΙĮ	Data, CLK, CLR	V 5.5.V	V <sub>I</sub> = 7 V			0.1			0.1	mA
	Mode, SL, SR	$V_{CC} = 5.5 \text{ V},$				0.2			0.2	
	Data, CLK, CLR	V 5.5.V	V <sub>I</sub> = 2.7 V			20			20	μΑ
lН	Mode, SL, SR	$V_{CC} = 5.5 \text{ V},$				40			40	
I	Data, CLK, CLR	V 55V	V 0.4V			-0.5			-0.5	A
lIL.	Mode, SL, SR	$V_{CC} = 5.5 \text{ V},$	$V_I = 0.4 V$			-1			-1	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
1		V	Outputs high		30	49		30	43	mΛ
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		38	60		38	53	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## SN54AS194, SN74AS194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

SDAS212A - DECEMBER 1983 - REVISED DECEMBER 1994


#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
	, ,	, ,	SN54AS194		SN74AS194		
			MIN	MAX	MIN	MAX	
f <sub>max</sub> *			75		80		MHz
t <sub>PLH</sub>	CLK	Any O	2.5	8	3	7	no
t <sub>PHL</sub>		Any Q	2.5	8	3	7	ns
t <sub>PHL</sub>	CLR	Any Q	3.5	13	4	12	ns

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data, but are not production tested.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated