INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC133 13-input NAND gate

Product specification
File under Integrated Circuits, IC06

September 1993





74HC133

FEATURES

· Output capability: standard

I_{CC} category: SSI

GENERAL DESCRIPTION

The HC133 is an high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A.

The 74HC133 provides the 13-input NAND function.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f = 6 \, \text{ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay AM to Y	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	9	ns
C _I	input capacitance		3.5	pF
C_{PD}	power dissipation per gate	notes 1 and 2	19	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz; C_L = output load capacitance in pF;

f_o = output frequency in MHz; V_{CC} = supply voltage in V;

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$$

2. For HC the condition is $V_I = GND$ to V_{CC}

ORDERING INFORMATION


TYPE NUMBER	PACKAGES								
I TPE NOMBER	PINS	PIN POSITION	MATERIAL	CODE					
74HC133N	16	DIL	plastic	SOT38					
74HC133D	16	SO	plastic	SOT109A					


See also "74HC/HCT/HCU/HCMOS Logic Package Information".


74HC133

PINNING


PIN NO.	SYMBOL	NAME AND FUNCTION
17, 10 15	A G, HM	data input
8	GND	ground (0 V)
9	Υ	data output
16	V _{CC}	positive supply voltage








74HC133





FUNCTION TABLE

INPUTS									ОИТРИТ				
Α	В	С	D	E	F	G	Н	ı	J	K	L	М	Y
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н
Χ	L	Х	X	Х	X	X	X	X	X	Х	X	X	H
Χ	X	L	X	Х	X	X	X	X	X	Х	X	X	Н
Χ	X	Х	L	Х	X	X	X	X	X	Х	X	X	H
Χ	X	X	X	L	X	X	Х	X	X	Х	X	Х	Н
.,				.,		.,	.,						l
Χ	X	X	X	X	L	X	X	X	X	X	X	X	H
X	X	X	X	X	X	L	X	X	X	X	X	X	H
Χ	X	X	X	X	X	X	L	X	X	X	X	X	H
Χ	X	X	X	Х	X	X	Х	L	X	X	X	X	H
Χ	X	Х	X	Х	Х	X	Х	X	L	Х	X	Х	Н
Х	X	X	X	X	X	X	X	X	X	L	×	X	н
X	X	X	X	X	X	X	X	X	X	X	Ĺ	X	H
X	X	X	X	X	X	X	X	X	X	X	X	L	H
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

Notes

- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = don't care

74HC133

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: SSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_f = t_r = 6 ns; C_L = 50 pF$

	PARAMETER	T _{amb} (°C)								TEST CONDITIONS	
SYMBOL		+25			−40 to +85		-40 to +125		UNIT	Vcc	WAVEFORMO
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS
t _{PHL} /t _{PLH}	propagation delay	_	36	110	_	140	_	165	ns	2.0	Fig.6
	AM to Y	_	13	22	_	28	-	33		4.5	
		_	10	19	_	23	_	28		6.0	
t _{THL} /t _{TLH}	output transition	_	19	75	_	95	_	110	ns	2.0	Fig.6
	time	_	7	15	-	19	-	22		4.5	
		_	6	13	_	16	-	19		6.0	




Fig.6 Waveforms showing the input (A, B, C, D, E, F, G, H, I, J, K, L, M) to output (Y) propagation delays and the output transition times.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".