MAY 1972 - REVISED MARCH 1988

- Fast Multiplication of Two Binary Numbers
 8-Bit Product in 40 ns Typical
- Expandable for N-Bit-by-n-Bit Applications:
 16-Bit Product in 70 ns Typical
 32-Bit Product in 103 ns Typical
- Fully Compatible with Most TTL Circuits
- Diode-Clamped Inputs Simplify System Design

description

These high-speed TTL circuits are designed to be used in high-performance parallel multiplication applications. When connected as shown in Figure A, these circuits perform the positive-logic multiplication of two 4-bit binary words. The eight-bit binary product is generated with typically only 40 nanoseconds delay.

This basic four-by-four multiplier can be utilized as a fundamental building block for implementing larger multipliers. For example, the four-by-four building blocks can be connected as shown in Figure B to generate submultiple partial products. These results can then be summed in a Wallace tree, and, as illustrated, will produce a 16-bit product for the two eight-bit words typically in 70 nanoseconds. SN54H183/SN74H183 carry-save adders and SN54S181/SN74S181 rithmetic logic units with the SN54S182/SN74S182 look-ahead generator are used to achieve this high performance. The scheme is expandable for implementing N × M bit multipliers.

The SN54284 and SN54285 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74284 and SN74285 are characterized for operation from 0°C to 70°C.

SN54284 . . . J OR W PACKAGE


SN54285 . . . J OR W PACKAGE SN74285 . . . N PACKAGE (TOP VIEW)


> 2C 🛛 1 $\cup_{16}\Pi$ Vcc 2B 🛮 2 15 2D 2A 🔲 3 14 ĞΑ 1D 13 🔲 GB []₅ Y0 1A 12 ___6 11 Y1 1B 1C ď۶ 10 Y2

> > **Y3**

GND

logic symbols†





[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Taxas lestrements standard warranty. Production processing does not necessarily include testing of all parameters.





2-787

2

TI Devices

schematics





2

BINARY INPUTS





FIGURE A-4 X 4 MULTIPLIER

2-788

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265





2-789

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

																7 V
Supply voltage, VCC (see Note 1)			٠	•		 •	٠	•	•	 ٠	•	٠	•	٠	•	5.5 V
Input voltage, VCC (see Note 1)			٠	•	•	 •	•	٠	•	 •	•	•	•	•	•	 -55°C to 125°C
Input voltage Operating free-air temperature range:	SN54	Circuits	•		•	 •	•		•	 ٠	•	•	·	٠	•	0°C to 70°C
Storage temperature range			٠	•	•	 •	•	٠	•	 •	•		•	•		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN5428 SN5428			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
	4.5	5	5.5	4.75	5	5.25	\ v
Supply voltage, V _{CC}			5.5			5.5	V
High-level output voltage, VOH			16			16	mA
Low-level output current, IQL	-55		125	0		70	°c
Operating free-air temperature, TA							

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNI
			2			V
VIH.	High-level input voltage				0.8	V
VIL	Low-level input voltage	14 1411 L = 12 mA	\rightarrow		-1.5	\vdash_{∇}
<u> </u>	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	+			+-
	High-level output current	V _{CC} = MIN, V _{IH} = 2 V,	į		40	μΑ
ОН		V _{IL} = 0.8 V, V _{OH} = 5.5 V				↓_
VOL Low-level output voltage		VCC = MIN, IOL = 12 mA			0.4	1
	V _{IH} = 2 V,				1 ×	
	VIL = 0.8 V IOL = 16 mA	- 1		0.45	L.,	
		VCC = MAX, VI = 5.5 V			1	m
1	Input current at maximum input voltage	""	+		40	μ/
IH.	High-level input current	V _{CC} = MAX, V _I = 2.4 V			-1	m
IL.	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V				+
ICC Supply current		VCC = MAX, SN54284, SN542	85			
		T _A = 125°C, N package only	ļ		99	
	Supply current	See Note 2				- m≜
		VCC = MAX, SN54284, SN542	85	92	110	4
		See Note 2 SN74284, SN74	85	92	130	1

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PLH Propagation delay time, low-to-high-level output from enable	C ₁ = 30 pF to GND,		20	30	ns
LH Propagation delay time, low-to-night-level output from enable	$R_{L,1} = 300 \Omega$ to VCC,		20	30	7 '''
HL Propagation delay time, high-to-low-level output from enable	$R_{1,2} = 600 \Omega$ to GND,		40	60	1
LH Propagation delay time, low-to-high-level output from word inputs	See Note 3	<u> </u>	40	60	ns
HL Propagation delay time, high-to-low-level output from word inputs	366 14016 3				

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



2-790

 $[\]ddagger_{All\ typical\ values\ are\ at\ V_{CC}}$ = 5 V, \top_{A} = 25°C.

NOTE 2: With outputs open and both enable inputs grounded, I_{CC} is measured first by selecting an output product which contains three or more high-level bits, then by selecting an output product which contains four low-level bits.