#### INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

### **74HC/HCT354**

8-input multiplexer/register with transparent latches; 3-state

Product specification
File under Integrated Circuits, IC06

December 1990





#### **74HC/HCT354**

#### **FEATURES**

- Transparent data latches
- · Transparent address latch
- · Easily expanding
- · Complementary outputs
- · Output capability: bus driver
- · I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT354 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL

(LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT354 data selectors/multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input (LE).

The transparent 8-bit data latches are enabled when the active LOW data enable input  $(\overline{E})$  is LOW. When the output enable input  $\overline{OE}_1$  = HIGH,  $\overline{OE}_2$  = HIGH or  $OE_3$  = LOW, the outputs go to the high impedance OFF-state. Operation of these output enable inputs does not affect the state of the latches.

#### **QUICK REFERENCE DATA**

 $GND = 0 \text{ V}; T_{amb} = 25 \text{ °C}; t_r = t_f = 6 \text{ ns}$ 

| SYMBOL                              | PARAMETER                                    | CONDITIONS                                  | TYP | UNIT |      |
|-------------------------------------|--|---|-----|------|------|
| STWIDOL                             | PARAMETER                                    | CONDITIONS                                  | нс  | нст  | UNII |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay                            | $C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$ |     |      |      |
|                                     | $D_n$ , $\overline{E}$ to Y, $\overline{Y}$  |   | 20  | 22   | ns   |
|                                     | $S_n$ , $\overline{LE}$ to Y, $\overline{Y}$ |   | 24  | 27   | ns   |
| Cı                                  | input capacitance                            |   | 3.5 | 3.5  | pF   |
| C <sub>PD</sub>                     | power dissipation capacitance per latch      | notes 1 and 2                               | 68  | 71   | pF   |

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

- 2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ 
  - For HCT the condition is  $V_I = GND$  to  $V_{CC} 1.5 \text{ V}$


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


### 74HC/HCT354

#### **PIN DESCRIPTION**

| PIN NO.                | SYMBOL   | NAME AND FUNCTION                        |
|------------------------|--|--|
| 8, 7, 6, 5, 4, 3, 2, 1 | D <sub>0</sub> to D <sub>7</sub>                 | data inputs                              |
| 9                      | Ē  | data enable input (active LOW)           |
| 10                     | GND  | ground (0 V)                             |
| 11                     | le<br>Le   | address latch enable inputs (active LOW) |
| 14, 13, 12             | S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> | select inputs                            |
| 15, 16                 | $\overline{OE}_1$ , $\overline{OE}_2$            | output enable input (active LOW)         |
| 17                     | OE <sub>3</sub>                                  | output enable input (active HIGH)        |
| 18                     | Y  | 3-state multiplexer output (active LOW)  |
| 19                     | Υ  | 3-state multiplexer output (active HIGH) |
| 20                     | V <sub>CC</sub>                                  | positive supply voltage                  |







## 8-input multiplexer/register with transparent latches; 3-state

### 74HC/HCT354

#### **FUNCTION TABLE**

|                | INPUTS         |                |   |                 |                 |                 |                 |   |                |
|----------------|----------------|----------------|---|-----------------|-----------------|-----------------|-----------------|---|----------------|
| Α              | ADDRESS (1)    |                |   | OL              | JTPUT ENA       | BLE             |                 |   | DESCRIPTION    |
| S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | Ē | ŌĒ <sub>1</sub> | ŌĒ <sub>2</sub> | OE <sub>3</sub> | Υ               | Y   |                |
| X              | Х              | Х              | Х | Н               | Х               | Х               | Z               | Z   | outputs in     |
| X              | X              | X              | X | X               | Н               | X               | Z               | Z   | high impedance |
| X              | X              | X              | X | X               | X               | L               | Z               | Z   | OFF-state      |
| L              | L              | L              | L | L               | L               | Н               | D <sub>0</sub>  | $ \begin{array}{c c} \overline{D}_0 \\ \overline{D}_1 \\ \overline{D}_2 \\ \overline{D}_3 \end{array} $ |                |
| L              | L              | H              | L | L               | L               | Н               | D <sub>1</sub>  | $\overline{D}_1$  |                |
| L              | Н              | L              | L | L               | L               | Н               | D <sub>2</sub>  | $\overline{D}_2$  |                |
| L              | Н              | H              | L | L               | L               | Н               | $D_3$           |   | data latch is  |
| Н              | L              | L              | L | L               | L               | Н               | D <sub>4</sub>  | $\overline{D}_4$  | transparent    |
| Н              | L              | Н              | L | L               | L               | Н               | D <sub>5</sub>  | $ \begin{array}{c c} \overline{D}_5 \\ \overline{D}_6 \\ \overline{D}_7 \end{array} $                   |                |
| Н              | Н              | L              | L | L               | L               | Н               | D <sub>6</sub>  | $\overline{D}_6$  |                |
| Н              | Н              | Н              | L | L               | L               | Н               | D <sub>7</sub>  |   |                |
| L              | L              | L              | Н | L               | L               | Н               | D <sub>0n</sub> | $\overline{D}_{0n}$   |                |
| L              | L              | H              | Н | L               | L               | Н               | D <sub>1n</sub> | $\overline{D}_{1n}$   |                |
| L              | Н              | L              | Н | L               | L               | Н               | D <sub>2n</sub> | $\overline{D}_{2n}$   |                |
| L              | Н              | H              | Н | L               | L               | Н               | D <sub>3n</sub> | $\overline{D}_{3n}$   | data is        |
| Н              | L              | L              | Н | L               | L               | Н               | D <sub>4n</sub> | $\overline{D}_{4n}$   | latched        |
| Н              | L              | Н              | Н | L               | L               | Н               | D <sub>5n</sub> | $\overline{D}_{5n}$   |                |
| Н              | Н              | L              | Н | L               | L               | Н               | D <sub>6n</sub> | $\overline{D}_{6n}$   |                |
| Н              | Н              | Н              | Н | L               | L               | Н               | D <sub>7n</sub> | D <sub>7n</sub>   |                |

#### **Notes**

1. This column shows the input address set-up with  $\overline{LE} = LOW$  (address latch is transparent).

2.  $D_0$  to  $D_7$  = data at inputs  $D_0$  to  $D_7$ 


 $D_{0n}$  to  $D_{7n}$  = data at inputs  $D_0$  to  $D_7$  before the most recent LOW-to-HIGH transition of  $\overline{E}$ 


H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state





## 8-input multiplexer/register with transparent latches; 3-state

74HC/HCT354

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     |  |                |                |                 | T <sub>amb</sub> ( |                 | TEST CONDITIONS |                 |      |                        |                 |
|-------------------------------------|--|----------------|----------------|-----------------|--------------------|-----------------|-----------------|-----------------|------|------------------------|-----------------|
| 0.417.01                            |  |                |                |                 | 74H                | 1               |                 |                 |      |                        |                 |
| SYMBOL                              | PARAMETER  | +25            |                |                 | -40 to +85         |                 | -40 to +125     |                 | UNIT | V <sub>CC</sub><br>(V) | WAVEFORMS       |
|                                     |  | min.           | typ.           | max.            | min.               | max.            | min.            | max.            |      | (•,                    |                 |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $D_n$ to Y, $\overline{Y}$                       |                | 61<br>22<br>18 | 210<br>42<br>36 |                    | 265<br>53<br>45 |                 | 315<br>63<br>54 | ns   | 2.0<br>4.5<br>6.0      | Fig.7           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>E to Y, Y                                     |                | 63<br>23<br>18 | 250<br>50<br>43 |                    | 315<br>63<br>54 |                 | 375<br>75<br>64 | ns   | 2.0<br>4.5<br>6.0      | Fig.6           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $S_n$ to Y, $\overline{Y}$                       |                | 77<br>28<br>22 | 260<br>52<br>44 |                    | 325<br>65<br>55 |                 | 390<br>78<br>66 | ns   | 2.0<br>4.5<br>6.0      | Fig.8           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>LE to Y, Y                                    |                | 77<br>28<br>22 | 290<br>58<br>49 |                    | 365<br>73<br>62 |                 | 435<br>87<br>74 | ns   | 2.0<br>4.5<br>6.0      | Fig.9           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$  |                | 39<br>14<br>11 | 125<br>25<br>21 |                    | 155<br>31<br>26 |                 | 190<br>38<br>32 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time $OE_3$ to Y, $\overline{Y}$             |                | 44<br>16<br>13 | 135<br>27<br>23 |                    | 170<br>34<br>29 |                 | 205<br>41<br>35 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable time $\overline{OE}_n$ to Y, $\overline{Y}$ |                | 50<br>18<br>14 | 155<br>31<br>26 |                    | 195<br>39<br>33 |                 | 235<br>47<br>40 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable time $OE_3$ to Y, $\overline{Y}$            |                | 55<br>20<br>16 | 155<br>31<br>26 |                    | 195<br>39<br>33 |                 | 235<br>47<br>40 | ns   | 2.0<br>4.5<br>6.0      | Fig.10          |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time   |                | 14<br>5<br>4   | 60<br>12<br>10  |                    | 75<br>15<br>13  |                 | 90<br>18<br>15  | ns   | 2.0<br>4.5<br>6.0      | Figs 7, 8 and 9 |
| t <sub>W</sub>                      | data enable pulse width E<br>LOW                                   | 80<br>16<br>14 | 17<br>6<br>5   |                 | 100<br>20<br>17    |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.6           |
| t <sub>W</sub>                      | latch enable pulse width LE<br>LOW                                 | 80<br>16<br>14 | 17<br>6<br>5   |                 | 100<br>20<br>17    |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0      | Fig.9           |

# 8-input multiplexer/register with transparent latches; 3-state

|                 | DADAMETED                                   |      |      |      | T <sub>amb</sub> ( |      | TEST CONDITIONS |      |      |                 |            |
|-----------------|---|------|------|------|--------------------|------|-----------------|------|------|-----------------|------------|
| CVMPOL          |   | 74HC |      |      |                    |      |                 |      |      |                 | WAVEFORMS  |
| SYMBOL          | PARAMETER                                   | +25  |      |      | -40 to +85         |      | -40 to +125     |      | UNIT | V <sub>CC</sub> | WAVEFORING |
|                 |   | min. | typ. | max. | min.               | max. | min.            | max. | ]    | (•)             |            |
| t <sub>su</sub> | set-up time                                 | 50   | 11   |      | 65                 |      | 75              |      | ns   | 2.0             | Fig.10     |
|                 | $D_n$ to $\overline{E}$                     | 10   | 4    |      | 13                 |      | 15              |      |      | 4.5             |            |
|                 |   | 9    | 3    |      | 11                 |      | 13              |      |      | 6.0             |            |
| t <sub>su</sub> | set-up time                                 | 50   | 14   |      | 65                 |      | 75              |      | ns   | 2.0             | Fig.10     |
|                 | S <sub>n</sub> to $\overline{LE}$           | 10   | 5    |      | 13                 |      | 15              |      |      | 4.5             |            |
|                 |   | 9    | 4    |      | 11                 |      | 13              |      |      | 6.0             |            |
| t <sub>h</sub>  | hold time                                   | 5    | -6   |      | 5                  |      | 5               |      | ns   | 2.0             | Fig.11     |
|                 | D <sub>n</sub> to $\overline{\overline{E}}$ | 5    | -2   |      | 5                  |      | 5               |      |      | 4.5             |            |
|                 |   | 5    | -2   |      | 5                  |      | 5               |      |      | 6.0             |            |
| t <sub>h</sub>  | hold time                                   | 5    | -8   |      | 5                  |      | 5               |      | ns   | 2.0             | Fig.10     |
|                 | S <sub>n</sub> to <del>LE</del>             | 5    | -3   |      | 5                  |      | 5               |      |      | 4.5             |            |
|                 |   | 5    | -2   |      | 5                  |      | 5               |      |      | 6.0             |            |

## 8-input multiplexer/register with transparent latches; 3-state

74HC/HCT354

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT                              | UNIT LOAD COEFFICIENT |
|------------------------------------|-----------------------|
| D <sub>n</sub> , S <sub>n</sub>    | 0.2                   |
| OE <sub>3</sub>                    | 0.25                  |
| <u>le</u>                          | 0.5                   |
| $\overline{E}$ , $\overline{OE}_n$ | 1.0                   |

## 8-input multiplexer/register with transparent latches; 3-state

### 74HC/HCT354

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     |   |       |      |      | T <sub>amb</sub> ( |      | TEST CONDITIONS |      |      |                 |                 |
|-------------------------------------|---|-------|------|------|--------------------|------|-----------------|------|------|-----------------|-----------------|
| SYMBOL                              | DADAMETED   | 74HCT |      |      |                    |      |                 |      |      |                 | WAVEFORMS       |
| STIVIBUL                            | PARAMETER   | +25   |      |      | -40 to +85         |      | -40 to +125     |      | UNIT | V <sub>CC</sub> | WAVEFORMS       |
|                                     |   | min.  | typ. | max. | min.               | max. | min.            | max. |      | (,,             |                 |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay D <sub>n</sub> to Y, Y                          |       | 25   | 47   |                    | 59   |                 | 71   | ns   | 4.5             | Fig.7           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>E to Y, Y                                    |       | 26   | 54   |                    | 68   |                 | 81   | ns   | 4.5             | Fig.6           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $S_n$ to Y, $\overline{Y}$                      |       | 30   | 59   |                    | 74   |                 | 89   | ns   | 4.5             | Fig.8           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>LE to Y, Y                                   |       | 31   | 63   |                    | 79   |                 | 95   | ns   | 4.5             | Fig.9           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$ |       | 18   | 34   |                    | 43   |                 | 51   | ns   | 4.5             | Fig.10          |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time $OE_3$ to Y, $\overline{Y}$            |       | 18   | 34   |                    | 43   |                 | 51   | ns   | 4.5             | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> |   |       | 18   | 33   |                    | 41   |                 | 50   | ns   | 4.5             | Fig.10          |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable time $OE_3$ to Y, $\overline{Y}$           |       | 21   | 39   |                    | 49   |                 | 59   | ns   | 4.5             | Fig.10          |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time  |       | 5    | 12   |                    | 15   |                 | 18   | ns   | 4.5             | Figs 7, 8 and 9 |
| t <sub>W</sub>                      | data enable pulse width E   | 16    | 6    |      | 20                 |      | 24              |      | ns   | 4.5             | Fig.6           |
| t <sub>W</sub>                      | latch enable pulse width<br>LE LOW                                | 16    | 6    |      | 20                 |      | 24              |      | ns   | 4.5             | Fig.9           |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to E                                | 10    | 4    |      | 13                 |      | 15              |      | ns   | 4.5             | Fig.11          |
| t <sub>su</sub>                     | set-up time<br>S <sub>n</sub> to LE                               | 10    | 5    |      | 13                 |      | 15              |      | ns   | 4.5             | Fig.10          |
| t <sub>h</sub>                      | hold time<br>D <sub>n</sub> to E                                  | 9     | 0    |      | 11                 |      | 14              |      | ns   | 4.5             | Fig.11          |
| t <sub>h</sub>                      | hold time<br>S <sub>n</sub> to LE                                 | 9     | -3   |      | 11                 |      | 14              |      | ns   | 4.5             | Fig.10          |

### 74HC/HCT354

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the data enable input  $(\overline{E})$  pulse width, the data enable to output  $(Y, \overline{Y})$  propagation delays, and the output transition times.




Fig.7 Waveforms showing the data input  $(D_n)$  to output  $(Y, \overline{Y})$  propagation delays and the output transition times  $(\overline{E} = LOW)$ .




Fig.8 Waveforms showing the select input  $(S_n)$  to output  $(Y, \overline{Y})$  propagation delays and the output transition times  $(\overline{LE} = LOW)$ .




Fig.9 Waveforms showing the address latch enable input ( $\overline{\text{LE}}$ ) pulse width, the address latch enable input to output (Y,  $\overline{\text{Y}}$ ) propagation delays and the output transition times.

## 8-input multiplexer/register with transparent latches; 3-state




Fig.10 Waveforms showing the set-up and hold times for the select input (S<sub>n</sub>) to the address latch enable input (LE).





Fig.11 Waveforms showing the set-up and hold times for the data input  $(D_n)$  to the data enable input  $(\overline{E})$ .



## 8-input multiplexer/register with transparent latches; 3-state

74HC/HCT354

#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".