

SN54LS05, SN54S05 SN7405, SN74LS05, SN74S05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003

- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs
- Dependable Texas Instrument Quality and Reliability

SN5405, SN54LS05, SN54S05...J PACKAGE SN7405...N PACKAGE SN74LS05...D, DB, N, OR NS PACKAGE SN74S05...D, N, OR NS PACKAGE (TOP VIEW)





NC - No internal connection

description/ordering information

These devices contain six independent inverters. To perform correctly, the open-collector outputs require pullup resistors. These devices may be connected to other open-collector outputs to implement active-low wired-OR or active-high wire-AND functions. Open-collector devices often are used to generate high V_{OH} levels.

ORDERING INFORMATION

TA	PAC	(AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN7405N	SN7405N
	PDIP – N	Tube	SN74LS05N	SN74LS05N
			SN74S05N	SN74S05N
		Tube	SN74LS05D	1.005
0°C to 70°C	SOIC - D	Tape and reel	SN74LS05DR	LS05
0°C to 70°C	SOIC - D	Tube	SN74S05D	005
		Tape and reel	SN74S05DR	S05
	COD NO	Tana and saal	SN74LS05NSR	74LS05
	SOP – NS	Tape and reel	SN74S05NSR	74S05
	SSOP – DB	Tape and reel	SN74LS05DBR	LS05
	CDIP – J	Tube	SNJ54LS05J	SNJ54LS05J
	CDIP = J	Tube	SNJ54S05J	SNJ54S05J
5500 to 40500	CDID W	Tube	SNJ54LS05W	SNJ54LS05W
–55°C to 125°C	CDIP – W	Tube	SNJ54S05W	SNJ54S05W
	LCCC - FK	Tube	SNJ54LS05FK	SNJ54LS05FK
	LCCC - FK	Tube	SNJ54S05FK	SNJ54S05FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н


logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and NS packages.

SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003

schematic (each inverter)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1): '05, 'LS05, '	S05	7 V
Input voltage, V _I : '05, 'S05		5.5 V
'LS05		7 V
Off-state output voltage, VO		7 V
Package thermal impedance, θ _{JA} (see Note 2)	: D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003

recommended operating conditions

			SN5405			SN7405		LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VOH	High-level output voltage			5.5			5.5	V
l _{OL}	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5405			SN7405		
PARAMETER		TEST CONDITIONS†	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	$I_I = -12 \text{ mA}$			-1.5			-1.5	V
1	\/ NAINI	V _{IL} = 0.8 V						0.25	A
ЮН	$V_{CC} = MIN,$	$V_{OH} = 5.5 \text{ V}$ $V_{IL} = 0.7 \text{ V}$			0.25				mA
V _{OL}	V _{CC} = MIN,	$V_{IH} = 2 V$, $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
IĮ	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
lН	V _{CC} = MAX,	V _I = 2.4 V			40			40	μΑ
I _{IL}	V _{CC} = MAX,	V _I = 0.4 V			-1.6			-1.6	mA
ІССН	V _{CC} = MAX,	V _I = 0 V		6	12		6	12	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V		18	33		18	33	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	•	V	$R_L = 4 k\Omega$	0. 45 -5		40	55	
t _{PHL}	А	Y	R _L = 400 Ω	C _L = 15 pF		8	15	ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

recommended operating conditions

		SN54LS05 SN74LS05			5			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
٧ _{IH}	High-level input voltage	2			2			V
٧ _{IL}	Low-level input voltage			0.7			8.0	V
Vон	High-level output voltage			5.5			5.5	V
l _{OL}	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			+	S	N54LS0	5	S	N74LS0	5	
PARAMETER		TEST CONDITIONS	I	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
ЮН	V _{CC} = MIN,	$V_{IL} = MAX$,	V _{OH} = 5.5 V			0.1			0.1	mA
.,	N/ MAIN		I _{OL} = 4 mA		0.25	0.4		0.25	0.4	.,
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
Ц	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
ΊΗ	$V_{CC} = MAX$,	V _I = 2.7 V				20			20	μΑ
IIL	$V_{CC} = MAX$,	V _I = 0.4 V				-0.4			-0.4	mA
ІССН	$V_{CC} = MAX$,	$V_I = 0 V$	•		1.2	2.4		1.2	2.4	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			3.6	6.6		3.6	6.6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}		V	D 010 0 45 = 5		17	32	
t _{PHL}	А	Y	$R_L = 2 k\Omega$, $C_L = 15 pF$		15	28	ns

 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

recommended operating conditions

		9	N54S05		9	N74S05	}	LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEGE CONDITIONS [†]	SN5	54S05		5	N74S05		UNIT
PARAMETER		TEST CONDITIONS†	MIN T	YP‡ N	IAX	MIN	TYP [‡]	MAX	UNII
VIK	V _{CC} = MIN,	$I_I = -18 \text{ mA}$		-	-1.2			-1.2	V
	\/ NAINI	V _{IL} = 0.8 V						0.25	A
ІОН	$V_{CC} = MIN,$	$V_{OH} = 5.5 \text{ V}$ $V_{IL} = 0.7 \text{ V}$		().25				mA
V _{OL}	$V_{CC} = MIN,$	$V_{IH} = 2 V$, $I_{OL} = 20 \text{ mA}$			0.5			0.5	V
l _l	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
lн	V _{CC} = MAX,	V _I = 2.7 V			50			50	μΑ
IIL	V _{CC} = MAX,	V _I = 0.5 V			-2			-2	mA
ІССН	V _{CC} = MAX,	V _I = 0 V		9 1	9.8		9	19.8	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V		30	54		30	54	mA


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}				0 45 = 5	2	5	7.5	no
t _{PHL}	_	V	D 000 0	$C_L = 15 pF$	2	4.5	7	ns
t _{PLH}	A	Y	R _L = 280 Ω	C. 50 pF		7.5		
t _{PHL}				$C_L = 50 pF$		7		ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION SERIES 54/74 AND 54S/74S DEVICES



LOAD CIRCUIT




NOTES: A. C_L includes probe and jig capacitance.


- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , and: For Series 54/74, $t_f \leq$ 7 ns, $t_f \leq$ 7 ns. For Series 54S/74S, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 1.5 \ ns$, $t_f \leq 2.6 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
JM38510/07003BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/07004BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS05J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54S05J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN7405D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN7405DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN7405N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7405N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7405NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS05D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LS05DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS05N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS05NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS05NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS05NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S05D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S05DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S05DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S05DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S05N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S05N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S05NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S05NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

6-Dec-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74S05NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54LS05FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS05J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS05W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S05FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S05J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54S05W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated