# INTEGRATED CIRCUITS

# DATA SHEET

**74ALS174**Hex D flip—flop

Product specification

1991 Feb 08

IC05 Data Handbook





Hex D flip-flop 74ALS174

### **FEATURES**

- Four edge-triggered D flip-flops
- Buffered common clock
- Buffered asynchronous master reset

### **DESCRIPTION**


The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset ( $\overline{\text{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independent of clock or data inputs by a Low voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where true outputs only are required, and the clock and master reset are common to all storage elements.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS174	70MHz	7mA

### **PIN CONFIGURATION**



### **ORDERING INFORMATION**


	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = 0°C to $\pm 70$ °C	DRAWING NUMBER	
16-pin plastic DIP	74ALS174N	SOT38-4	
16-pin plastic SO	74ALS174D	SOT109-1	

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20μA/0.1mA
СР	Clock Pulse input (active rising edge)	1.0/1.0	20μA/0.1mA
MR	Master Reset input (active-Low)	1.0/1.0	20μA/0.1mA
Q0 – Q5	Data outputs	20/80	0.4mA/8mA

**NOTE:** One (1.0) ALS unit load is defined as: 20μA in the High state and 0.1mA in the Low state.

### **LOGIC SYMBOL**




### **IEC/IEEE SYMBOL**



Hex D flip-flop 74ALS174

### **LOGIC DIAGRAM**



### **FUNCTION TABLE**

	INPUTS		OUTPUTS	OPERATING
MR	СР	D	Q <sub>n</sub>	MODE
L	Х	Х	L	Reset (clear)
Н	<b>↑</b>	h	Н	Load "1"
Н	<b>↑</b>	Ī	L	Load "0"

### NOTES:

H = High-voltage level

h = High state must be present one setup time before the Low-to-High clock transition

= Low-voltage level

= Low state must be present one setup time before the Low-to-High clock transition

X = Don't care

= Low-to-High clock transition

### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	−30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	−0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	16	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT		
STIMBUL	PARAINE I ER	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-0.4	mA
I <sub>OL</sub>	Low-level output current			8	mA
T <sub>amb</sub>	Operating free-air temperature range	0		+70	°C

Hex D flip-flop 74ALS174

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	DADAMETED	TEST CONDIT	TEST COMPITIONS				UNIT
STWIBUL	PARAMETER	PARAMETER TEST CONDITIONS <sup>1</sup>				MAX	UNII
V <sub>OH</sub>	High-level output voltage	$V_{CC}\pm 10\%$ , $V_{IL}=MAX$ , $V_{IH}=V_{CC}\pm 10\%$	= MIN, I <sub>OH</sub> = MAX	V <sub>CC</sub> - 2			V
V	Low-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$	$I_{OL} = 4mA$		0.25	0.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = MIN	I <sub>OL</sub> = 8mA		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$	$V_{CC} = MIN, I_I = I_{IK}$				V
lį	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$				100	μΑ
I <sub>IH</sub>	High-level input current	$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low-level input current	$V_{CC} = MAX, V_I = 0.5V$			-0.1	mA	
I <sub>O</sub>	Output current <sup>3</sup>	$V_{CC} = MAX, V_O = 2.25V$	-30		-112	mA	
I <sub>CC</sub>	Supply current (total)	$V_{CC} = MAX$			7	14	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
  The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

### **AC ELECTRICAL CHARACTERISTICS**

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	60		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	Waveform 1	5.0 5.0	15.0 15.0	ns
t <sub>PHL</sub>	Propagation delay, MR to Qn	Waveform 2	8.0	18.0	ns

### **AC SETUP REQUIREMENTS**

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	MAX	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, High or Low Dn to CP	Waveform 3	6.0 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to CP	Waveform 3	0.0 0.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP pulse width, High or Low	Waveform 1	8.0 8.0		ns
t <sub>w</sub> (L)	MR pulse width, Low	Waveform 2	6.0		ns
t <sub>REC</sub>	Recovery time, MR to CP	Waveform 2	6.0		ns


1991 Feb 08

Hex D flip-flop 74ALS174


### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.3V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time




Waveform 3. Data Setup and Hold Times

### **TEST CIRCUIT AND WAVEFORMS**



**Test Circuit for Totem-pole Outputs** 



### **DEFINITIONS:**

R<sub>L</sub> = Load resistor;

see AC electrical characteristics for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

Input Pulse Definition

Family	INPUT PULSE REQUIREMENTS									
ганну	Amplitude	mplitude V <sub>M</sub> Rep.Rate t <sub>v</sub>		t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>				
74ALS	3.5V	3.5V 1.3V 1MHz		500ns	2.0ns	2.0ns				


SC00005

# Hex D flip-flop

74ALS174

### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					<del>-92-11-17</del> 95-01-14

Hex D flip-flop

74ALS174

## SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	٦	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01	l	0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT109-1	076E07\$	MS-012AC				<del>91-08-13</del> 95-01-23	

Hex D flip-flop 74ALS174

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.





