DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT354

8-input multiplexer/register with transparent latches; 3-state

Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors

PHILIPS

8-input multiplexer/register with transparent latches; 3-state

74HC/HCT354

FEATURES

- Transparent data latches
- Transparent address latch
- Easily expanding
- Complementary outputs
- Output capability: bus driver
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT354 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT354 data selectors/multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input ($\overline{LE}$).

The transparent 8-bit data latches are enabled when the active LOW data enable input ($\overline{E}$) is LOW. When the output enable input $\overline{OE}_1$ = HIGH, $\overline{OE}_2$ = HIGH or OE_3 = LOW, the outputs go to the high impedance OFF-state. Operation of these output enable inputs does not affect the state of the latches.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f$ = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/ t_{PLH}	propagation delay	C_L = 15 pF; V_{CC} = 5 V			
	D_n, $\overline{E}$ to Y, $\overline{Y}$		20	22	ns
	S_n, $\overline{LE}$ to Y, $\overline{Y}$		24	27	ns
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	68	71	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in µW):

   $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

   f_i = input frequency in MHz

   f_o = output frequency in MHz

   $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

   C_L = output load capacitance in pF

   V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}
   For HCT the condition is V_I = GND to V_{CC} – 1.5 V

ORDERING INFORMATION

See *"74HC/HCT/HCU/HCMOS Logic Package Information"*.

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	D_0 to D_7	data inputs
9	$\overline{E}$	data enable input (active LOW)
10	GND	ground (0 V)
11	$\overline{LE}$	address latch enable inputs (active LOW)
14, 13, 12	S_0, S_1, S_2	select inputs
15, 16	$\overline{OE}_1$, $\overline{OE}_2$	output enable input (active LOW)
17	OE_3	output enable input (active HIGH)
18	$\overline{Y}$	3-state multiplexer output (active LOW)
19	Y	3-state multiplexer output (active HIGH)
20	V_{CC}	positive supply voltage



Fig.1 Pin configuration.



Fig.2 Logic symbol.



Fig.3 IEC logic symbol.

FUNCTION TABLE

INPUTS							OUTPUTS		DESCRIPTION
ADDRESS (1)				OUTPUT ENABLE					
S_2	S_1	S_0	$\overline{E}$	$\overline{OE}_1$	$\overline{OE}_2$	OE_3	Y	$\overline{Y}$	
X	X	X	X	H	X	X	Z	Z	outputs in high impedance OFF-state
X	X	X	X	X	H	X	Z	Z	
X	X	X	X	X	X	L	Z	Z	
L	L	L	L	L	L	H	D_0	$\overline{D}_0$	data latch is transparent
L	L	H	L	L	L	H	D_1	$\overline{D}_1$	
L	H	L	L	L	L	H	D_2	$\overline{D}_2$	
L	H	H	L	L	L	H	D_3	$\overline{D}_3$	
H	L	L	L	L	L	H	D_4	$\overline{D}_4$	
H	L	H	L	L	L	H	D_5	$\overline{D}_5$	
H	H	L	L	L	L	H	D_6	$\overline{D}_6$	
H	H	H	L	L	L	H	D_7	$\overline{D}_7$	
L	L	L	H	L	L	H	D_{0n}	$\overline{D}_{0n}$	data is latched
L	L	H	H	L	L	H	D_{1n}	$\overline{D}_{1n}$	
L	H	L	H	L	L	H	D_{2n}	$\overline{D}_{2n}$	
L	H	H	H	L	L	H	D_{3n}	$\overline{D}_{3n}$	
H	L	L	H	L	L	H	D_{4n}	$\overline{D}_{4n}$	
H	L	H	H	L	L	H	D_{5n}	$\overline{D}_{5n}$	
H	H	L	H	L	L	H	D_{6n}	$\overline{D}_{6n}$	
H	H	H	H	L	L	H	D_{7n}	$\overline{D}_{7n}$	

Notes

1. This column shows the input address set-up with $\overline{LE}$ = LOW (address latch is transparent).
2. D_0 to D_7 = data at inputs D_0 to D_7
   D_{0n} to D_{7n} = data at inputs D_0 to D_7 before the most recent LOW-to-HIGH transition of $\overline{E}$
   H = HIGH voltage level
   L = LOW voltage level
   X = don't care
   Z = high impedance OFF-state



Fig.4 Functional diagram.



Fig.5 Logic diagram.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver
I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V_{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay D_n to Y, $\overline{Y}$		61 22 18	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig.7
t_{PHL}/ t_{PLH}	propagation delay $\overline{E}$ to Y, $\overline{Y}$		63 23 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig.6
t_{PHL}/ t_{PLH}	propagation delay S_n to Y, $\overline{Y}$		77 28 22	260 52 44		325 65 55		390 78 66	ns	2.0 4.5 6.0	Fig.8
t_{PHL}/ t_{PLH}	propagation delay $\overline{LE}$ to Y, $\overline{Y}$		77 28 22	290 58 49		365 73 62		435 87 74	ns	2.0 4.5 6.0	Fig.9
t_{PZH}/ t_{PZL}	3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig.10
t_{PZH}/ t_{PZL}	3-state output enable time OE_3 to Y, $\overline{Y}$		44 16 13	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig.10
t_{PHZ}/ t_{PLZ}	3-state output disable time $\overline{OE}_n$ to Y, $\overline{Y}$		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.10
t_{PHZ}/ t_{PLZ}	3-state output disable time OE_3 to Y, $\overline{Y}$		55 20 16	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.10
t_{THL}/ t_{TLH}	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 7, 8 and 9
t_W	data enable pulse width $\overline{E}$ LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t_W	latch enable pulse width $\overline{LE}$ LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.9

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V_{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_{su}	set-up time D_n to $\overline{E}$	50 10 9	11 4 3		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.10
t_{su}	set-up time S_n to $\overline{LE}$	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.10
t_h	hold time D_n to $\overline{E}$	5 5 5	–6 –2 –2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.11
t_h	hold time S_n to $\overline{LE}$	5 5 5	–8 –3 –2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.10

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver
I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D_n, S_n	0.2
$\overline{OE}_3$	0.25
$\overline{LE}$	0.5
$\overline{E}$, $\overline{OE}_n$	1.0

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V_{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay D_n to Y, $\overline{Y}$		25	47		59		71	ns	4.5	Fig.7
t_{PHL}/ t_{PLH}	propagation delay $\overline{E}$ to Y, $\overline{Y}$		26	54		68		81	ns	4.5	Fig.6
t_{PHL}/ t_{PLH}	propagation delay S_n to Y, $\overline{Y}$		30	59		74		89	ns	4.5	Fig.8
t_{PHL}/ t_{PLH}	propagation delay $\overline{LE}$ to Y, $\overline{Y}$		31	63		79		95	ns	4.5	Fig.9
t_{PZH}/ t_{PZL}	3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$		18	34		43		51	ns	4.5	Fig.10
t_{PZH}/ t_{PZL}	3-state output enable time OE_3 to Y, $\overline{Y}$		18	34		43		51	ns	4.5	Fig.10
t_{PHZ}/ t_{PLZ}	3-state output disable time $\overline{OE}_n$ to Y, $\overline{Y}$		18	33		41		50	ns	4.5	Fig.10
t_{PHZ}/ t_{PLZ}	3-state output disable time OE_3 to Y, $\overline{Y}$		21	39		49		59	ns	4.5	Fig.10
t_{THL}/ t_{TLH}	output transition time		5	12		15		18	ns	4.5	Figs 7, 8 and 9
t_W	data enable pulse width $\overline{E}$ LOW	16	6		20		24		ns	4.5	Fig.6
t_W	latch enable pulse width $\overline{LE}$ LOW	16	6		20		24		ns	4.5	Fig.9
t_{su}	set-up time D_n to $\overline{E}$	10	4		13		15		ns	4.5	Fig.11
t_{su}	set-up time S_n to $\overline{LE}$	10	5		13		15		ns	4.5	Fig.10
t_h	hold time D_n to $\overline{E}$	9	0		11		14		ns	4.5	Fig.11
t_h	hold time S_n to $\overline{LE}$	9	−3		11		14		ns	4.5	Fig.10

AC WAVEFORMS



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.6 Waveforms showing the data enable input ($\overline{E}$) pulse width, the data enable to output (Y, $\overline{Y}$) propagation delays, and the output transition times.



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.7 Waveforms showing the data input (D_n) to output (Y, $\overline{Y}$) propagation delays and the output transition times ($\overline{E}$ = LOW).



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.8 Waveforms showing the select input (S_n) to output (Y, $\overline{Y}$) propagation delays and the output transition times ($\overline{LE}$ = LOW).



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.9 Waveforms showing the address latch enable input ($\overline{LE}$) pulse width, the address latch enable input to output (Y, $\overline{Y}$) propagation delays and the output transition times.



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.10 Waveforms showing the set-up and hold times for the select input (S_n) to the address latch enable input ($\overline{LE}$).



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.11 Waveforms showing the set-up and hold times for the data input (D_n) to the data enable input ($\overline{E}$).



(1) HC : V_M = 50%; V_I = GND to V_{CC}.
HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.12 Waveforms showing the 3-state enable and disable times.

PACKAGE OUTLINES

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.