
# SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SDFS005A - D3034, SEPTEMBER 1987 - REVISED OCTOBER 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

# description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.



The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs.

A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable  $(\overline{OE})$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F574 is characterized for operation from 0°C to 70°C.

# FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUT
ŌĒ	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z




SDFS005A - D3034, SEPTEMBER 1987 - REVISED OCTOBER 1993

# logic symbol†

#### OE ΕN CLK > C1 2 19 1D 1D 1Q 18 3 2D 2Q 17 4 3D **3Q** 5 16 4D 4Q 6 15 5D 5Q 7 14 6D 6Q 8 13 7D 7Q 9 12 8D 8Q

# logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	$\dots$ -0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ $-1.2\ V$ to 7 $V$
Input current range	. $-30 \text{ mA}$ to $5 \text{ mA}$
Voltage range applied to any output in the disabled or power-off state	$\ldots$ –0.5 V to 5.5 V
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	48 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	. $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
liK	Input clamp current			- 18	mA
ІОН	High-level output current			-3	mA
l <sub>OL</sub>	Low-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			- 1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		
Voн		I <sub>OH</sub> = - 3 mA	2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$	2.7			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA		0.35	0.5	V
lozh	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50	μΑ
I <sub>OZL</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	μΑ
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	mA
I <sub>IH</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	VO = 0	- 60		- 150	mA
Iccz	V <sub>CC</sub> = 5.5 V,	See Note 2		55	86	mA

# timing requirements

			V <sub>CC</sub> =	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§	
			MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	100	0	100	MHz
	Pulse duration	CLK high	7		7		ns
t <sub>W</sub>		CLK low	6		6		
t <sub>Su</sub> Setup time t	Octor than hafare OLKA	Data high	2		2		ns
	Setup time before CLK↑	Data low	2		2		
4.	Hold time after CLK↑	Data high	2		2		ns
t <sub>h</sub>		Data low	2		2		115

# switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	C = 5 V, = 50 pF = 500 Ω = 25°C	,	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \Omega$ $T_A = \text{MIN t}$	=, <u>)</u> ,	UNIT
			MIN	TYP	MAX	MIN	MAX	
fmax			100			100		MHz
t <sub>PLH</sub>	CLK	Any O	3.2	6.1	8.5	3.2	10	ns
<sup>t</sup> PHL		Any Q	3.2	6.1	8.5	3.2	10	115
<sup>t</sup> PZH	ŌĒ	Any Q	1.2	8.6	11.5	1.2	12.5	ns
t <sub>PZL</sub>		Ally Q	1.2	4.9	7.5	1.2	8.5	115
<sup>t</sup> PHZ	ŌĒ	Any Q	1.2	4.9	7	1.2	8	ns
<sup>t</sup> PLZ		Ally Q	1.2	3.9	5.5	1.2	6.5	115

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CCZ</sub> is measured with  $\overline{\text{OE}}$  at 4.5 V and all other inputs grounded.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated