SDLS083

MARCH 1974-REVISED MARCH 1988

'246, '247, 'LS247 feature

'LS248 feature

- **Open-Collector Outputs Drive Indicators**
- Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

- Internal Pull-Ups Eliminate Need for External Resistors
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- All Circuit Types Feature Lamp Intensity Modulation Capability


| | † | DRIVER O | UTPUTS | | TYPICAL | |
|-----------|-----------------|-------------------------|-----------------|----------------|----------------------|----------|
| TYPE | ACTIVE LEVEL | OUTPUT CONFIGURATION | SINK CURRENT | MAX VOLTAGE | POWER DISSIPATION | PACKAGES |
| SN54246 | low | open-collector | 40 mA | 30 V | 320 mW | J,W |
| SN54247 | low | open-collector | 40 mA | 15 V | 320 mW | W,L |
| SN54LS247 | low | open-collector | 12 mA | 15 V | 35 mW | J,W |
| SN54LS248 | high | 2-kΩ pull-up | 2 mA | 5.5 V | 125 mW | J,W |
| SN74246 | low | open-collector | 40 mA | 30 V | 320 mW | J,N |
| SN74247 | low | open-collector | 40 mA | 15 ∨ | 320 mW | J,N |
| SN74LS247 | low | open-collector | 24 mA | 15 V | 35 mW | J,N |
| SN74LS248 | high | 2-kΩ pull-up | 6 mA | 5.5 V | 125 mW | N,L |

SN54246, SN54247 . . . J PACKAGE SN54LS247 THRU SN54LS248 . . . J OR W PACKAGE SN74246, SN74247 . . . N PACKAGE SN74LS247, SN74LS248 . . . D OR N PACKAGE

(TOP VIEW)

| В | ſι | U16∏VC0 |
|-------------|----|---------|
| _C[| 2 | 15 |
| <u>LT</u> [| 3 | 14 🔲 9 |
| BI/RBO | 4 | 13 ∐a |
| RBI 🗀 | 5 | 12 🛮 b |
| D□ | 6 | 11 🔲 C |
| ΑĽ | 7 | 10 |
| GND ☐ | 8 | 9 🗌 € |

SN54LS247, SN54LS248 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description


The '246 and '247 are electrically and functionally identical to the SN5446A/SN7446A, and SN5447A/SN7447A respectively, and have the same pin assignments as their equivalents. The 'LS247 and 'LS248 are electrically and functionally identical to the SN54LS47/SN74LS47 and SN54LS48/SN74LS48, respectively, and have the same pin assignments as their equivalents. They can be used interchangeably in present or future designs to offer designers a choice between two indicator fonts. The '46A, '47A, 'LS47, and 'LS48 compose the \Box and the without tails and the '246, '247, 'LS247, and 'LS248 compose the \Box and the \Box with tails. Composition of all other characters, including display patterns for BCD inputs above nine, is identical. The '246, '247, and 'LS247 feature active-low outputs designed for driving indicators directly, and the 'LS248 features active-high outputs for driving lamp buffers. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

All of these circuits incorporate automatic leading and/or trailing-edge zero-blanking control (\overline{RBI} and \overline{RBO}). Lamp test (\overline{LT}) of these types may be performed at any time when the $\overline{BI}/\overline{RBO}$ node is at a high level. All types contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL logic outputs.

Series 54 and Series 54LS devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74 and Series 74LS devices are characterized for operation from 0 °C to 70 °C.



logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

'246, '247, 'LS247 FUNCTION TABLE (T1)

| DECIMAL OR | | | INP | UTS | | | BI/RBO† | | | o | UTPU | rs | | | NOTE |
|---------------|----|-----|-----|-----|---|---|---------|-----|-----|-----|------|-----|-----|-----|------|
| FUNCTION | LT | RBI | D | С | В | A | | а | ь | c | d | e | f | 9 | |
| 0 | Н | н | L | L | L | L | Н | ON | ON | ON | ON | ON | ON | OFF | |
| 1 | н | х | L | L | L | н | Н | OFF | ON | ON | OFF | OFF | OFF | OFF | |
| 2 | н | × | L | L. | н | L | н | ON | ON | OFF | ON | ON | OFF | ON | |
| 3 | н | X | L | L | н | Н | н | ON | ON | ON | ON | OFF | OFF | ON | |
| 4 | Н | х | L | н | L | L | н | OFF | ON | ON | OFF | OFF | ON | ON | |
| 5 | н | × | L | н | L | н | н | ON | OFF | ON | ON | OFF | ON | ON | |
| 6 | н | x | L | н | Н | L | н | ON | OFF | ON | ON | QN | ON | ON | |
| 7 | н | х | L | н | н | Н | н | ON | ON | ON | OFF | OFF | OFF | OFF | |
| 8 | н | х | Н | L | L | L | Н | ON | ON | ON | ON | ON | ON | ON | 1 |
| 9 | н | × | Н | L | L | н | н | ON | ON | ON | ON | OFF | ON | ON | |
| 10 | н | × | н | L | н | L | н | OFF | OFF | OFF | ON | ON | OFF | ON | |
| 11 | н | х | Н | L | н | н | н | OFF | OFF | ON | ON | OFF | OFF | ON | |
| 12 | Н | X | Н | Н | L | L | Н | OFF | ON | OFF | OFF | OFF | ON | ON | |
| 13 | Н | × | Н | Н | L | Н | н | ON | OFF | OFF | ON | OFF | ON | ON | |
| 14 | н | x | н | Н | н | L | н | OFF | OFF | OFF | ON | ON | ON | ON | |
| 15 | н | х | н | н | Н | н | н | OFF | OFF | OFF | OFF_ | OFF | OFF | OFF | |
| 哥 | × | X | Х | Х | Х | Х | L | OFF | OFF | OFF | OFF | OFF | OFF | OFF | 2 |
| RBI | H | L | L | L | L | L | L | OFF | OFF | OFF | OFF | OFF | OFF | OFF | 3 |
| <u>. IT</u> | ٦ | х | х | Х | X | х | н | ON | ON | ON | ON | ON | ON | ON | 4 |

LS248 FUNCTION TABLE (T2)

| DECIMAL OR | | · | INP | UTS | | | BI/RBQ† | | | 0 | UTPU | TS | | | NOTE |
|---------------|----|-----|-----|-----|---|---|---------|----|---|---|------|----|---|----|------|
| FUNCTION | LŦ | RBI | ם | С | 8 | Α | } | a | ь | c | d | e | f | g | |
| 0 | н | н | L | L | L | L | Н | Н | Н | Н | Н | Н | Н | L | |
| 1 | н | × | L | L | L | Н | н | L. | H | H | L | Ļ | L | L | |
| 2 | Н | × | L | L | Н | L | н | Н | Η | L | Н | Н | L | Н | |
| 3 | Н | Х | L | L | Н | H | н | Н | Н | H | Н | L | L | H | |
| 4 | Н | × | L | Н | L | Ļ | н | L | Н | H | L | L | Н | H | |
| 5 | H | х | L | Н | L | H | н | H | L | Н | Н | L | Н | Н | |
| 6 | н | х | L | Н | Н | L | н | н | L | Н | Н | н | Н | н | |
| 7 | 1 | х | L | Н | Н | н | Н | н | Н | Н | L | L | L | L | 1 |
| 8 | Н | Х | Н | L | L | L | Н | H | Н | Н | Н | Н | Н | H | • |
| 9 | H | × | H | L | L | H | н | Н | H | H | H | L | Н | н | |
| 10 | Н | × | Н | L | н | L | Н | Ł | L | L | Н | н | L | н | |
| 11 | Н | Х | Н | L | Н | Н | Н | L | L | Н | н | L | L | н | |
| 12 | Н | Х | H | Н | L | Ĺ | Н | L | Н | Ĺ | L | L | Н | Н | |
| 13 | Н | х | Н | Н | L | Н | н | н | L | L | H | L | Н | н | |
| 14 | н | х | Н | Н | Н | L | н | L | Ł | L | H | Н | Н | н | |
| 15 | Н | × | H | Н | Н | н | н | L | L | L | L | L | L | L | |
| BI | X | × | Х | Х | Х | Х | Ĺ | L | L | L | L | L | L | L | 2 |
| RBI | н | L | L | L | L | L | L | L | L | L | Ļ | L | L | ᆫᅵ | 3 |
| <u>LT</u> | L | Х | Х | Х | Х | Х | н | Ħ | Н | Н | H | Н | Н | н | 4 |

H = high level, L = low level, X = irrelevant


- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 - 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.
 - 3. When ripple-blanking input (RBI) and Inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).
 - 4. When the blanking input/ripple-blanking output (81/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.

 $^{\dagger}\overline{BI/RBO}$ is wire-AND logic serving as blanking input (\$\overline{BI}\$) and/or ripple-blanking output (\$\overline{RBO}\$).




logic diagram (positive logic)

'246, '247, 'LS247



Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.


SN54246, SN54247, SN74246, SN74247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

schematics of inputs and outputs


'246, '247



'246, '247



'246, '247





SN54LS247, SN54LS248, SN74LS247, SN74LS248 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

schematics of inputs and outputs

'LS247, 'LS248


'LS247, 'LS248






'LS247

'LS248





SN54246, SN54247, SN74246, SN74247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

| absolute maximum ratings over operating free-air temper | ature range (unless otherwise noted) |
|---|--------------------------------------|
| Supply voltage, VCC (see Note 1) | <i>.</i> |
| Input voltage | |
| Current forced into any output in the off state | |
| Operating free-air temperature range: SN54246, SN54247 | , , , , , , —55°C to 125°C |
| SN74246, SN74247 | |
| Storage temperature range | |
| NOTE 1: Voltage values are with respect to network ground terminal. | |

recommended operating conditions

| | | SN54246 | | | | SN5424 | 7 | | SN7424 | 6 |] : | UNIT | | |
|--|----------|---------|-----|------|-----|--------|------|------|--------|------|------|------|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| Off-state output voltage, Vo(off) | a thru g | | | 30 | | | 15 | | | 30 | | | 15 | ٧ |
| On-state output current, IO(on) | a thru g | | | 40 | | | 40 | | | 40 | | | 40 | mΑ |
| High-level output current, IOH | BI/RBO | | | -200 | | | -200 | | | -200 | | | 200 | μА |
| Low-level output current, IOL | BI/RBO | | | 8 | | | 8 | | | 8 | | | 8 | mA |
| Operating free-air temperature, T _A | 1 | -55 | | 125 | -55 | | 125 | 0 | | 70 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS† | MIN | TYPI | MAX | UNIT |
|------------------|--|----------------------------|---|--------------|------|------------|------|
| ViH | High-level input voltage | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | 0.8 | ν |
| VIK | Input clamp voltage | | V _{CC} = MIN, I₁ = -12 mA | | | 1.5 V | ٧ |
| VOH | High-level output voltage | BI/RBÓ | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -200 μA | 2.4 | 3.7 | | ٧ |
| VOL | Low-level output voltage | BI/RBŌ | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 8 mA | | 0.27 | 0.4 | ٧ |
| lO(off) | Off-state output current | a thru g | V _{CC} = MAX, V _H = 2 V, V _{IL} = 0.8 V. V _O (off) = MAX | | | 250 | μΑ |
| VO(on) | On-state output voltage | a thru g | $V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{O(an)} = 40 \text{ mA}$ | | 0.3 | 0.4 | ٧ |
| lj. | Input current at maximum input voltage | Any input except BI/RBO | V _{CC} = MAX, V _I = 5.5 V | | | 1 | mA |
| l _Н | High-level input current | Any input except BI/R80 | V _{CC} = MAX, V _i = 2.4 V | | | 40 | μΑ |
| l ₁ L | Low-level input current | Any input except BI/RBO | V _{CC} = MAX, V ₁ = 0.4 V | | | -1.6 -4 | mA |
| los | Short-circuit output current | BI/RBO | V _{CC} = MAX | | | -4 | mA |
| icc | Supply current | . I | V _{CC} = MAX, See Note 2 | † | 64 | 103 | mA |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------|------------------------------|-------------------------|-----|-----|-----|------------|
| toff | Turn-off time from A input | | | | 100 | |
| ton | Turn-on time from A input | CL = 15 pF, RL = 120 Ω, | | | 100 | n s |
| toff | Turn-off time from RBI input | See Note 3 | | | 100 | |
| ton | Turn-on time from RBI input | | | | 100 | ns |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V. T}_{A} = 25^{\circ}\text{C.}$

NOTE 2: $f_{\mbox{CC}}$ is measured with all outputs open and all inputs at 4.5 V.

| absolute maximum ratings over operating free-air t | em | pe | ra | tur | eı | an | ge | (u | nle | ss | ot | he | :rv | vis | e ı | no | te | (k | | | | | |
|--|----|----|----|-----|----|----|----|----|-----|----|----|----|-----|-----|-----|----|----|----|----|-----|-----|------|-------|
| Supply voltage, VCC (see Note 1) | | | | | | | | | | | | | | | | | | | | | | | 7 V |
| Input voltage | | | | | - | | | | | | | | | | | | | | | | | | 7 V |
| Peak output current ($t_W \le 1$ ms, duty cycle $\le 10\%$) | | | | | | | | | | | | | | | | | | | | | | 200 | mΑ |
| Current forced into any output in the off state | | | | | | | | | | | | | | | | | | | | | | | l mA |
| Operating free-air temperature range: SN54LS247 | | | | , | | | | | | | | , | | | | | | | -{ | 55° | C | to 1 | 25° C |
| SN74LS247 | | | | | | | | | | | | | | | | | | | | (|)°C | to | 70°C |
| Storage temperature range | | | | | | | | | | | | | | | | | | | (| 35° | ,C | to 1 | 50°C |
| NOTE 1: Voltage values are with respect to network ground termin | | | | | | | | | | | | | | | | | | | | | | | |

recommended operating conditions

| | | SI | V54LS2 | 47 | SI | 174LS2 | 47 | |
|------------------------------------|----------|-----|---------------|-----|------|--------|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Off-state output voltage, VO(off) | a thru g | | | 15 | | | 15 | ٧ |
| On-state output current, IO(on) | a thru g | | | 12 | | | 24 | mΑ |
| High-level output current, IOH | BT/RBO | | | -50 | | | -50 | μА |
| Low-level output current, IOL | BT/RBO | | | 1.6 | | | 3.2 | mΑ |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | 7507.001 | t | SI | N54LS2 | 47 | Sf | UNIT | | |
|-----------------|------------------------------|---------------------------------------|--|--|----------|--------|------|-----|------|------|------|
| | PARAMETER | | I IEST CON | IDITIONS† | MIN | TYP‡ | MAX | MIN | TYPİ | MAX | UNIT |
| VIH | High-level input voltage | - | | • | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | <u> </u> | | 0.7 | | | 8.0 | V |
| VIK | Input clamp voltage | | VCC = MIN, | I _I = -18 mA | | | -1.5 | | | -1.5 | ٧ |
| VoH | High-level output voltage | BI/RBO | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, I _{OH} = -50 μA | 2.4 | 4.2 | | 2.4 | 4.2 | | ٧ |
| VOL | Low-level output voltage | BI/RBO | V _{CC} = MIN, V _{IH} = 2 V, | IOL = 1.6 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | LOW-level output voltage | BITTE | VIL = VIL max | IOL = 3.2 mA | _ | | | | 0.35 | 0.5 | _ |
| IO(off) | Off-state output current | a thru g | V _{CC} = MAX, V _{IL} = V _{IL} max, | V _{IH} = 2 V, V _{O(off)} = 15 V | | | 250 | | | 250 | μД |
| Va. | On-state output voltage | a thru q | V _{CC} = MIN, V _{IH} = 2 V, | I _{O(on)} = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VO(on) | On-state output voitage | a wina g | V _{IL} = V _{IL} max | I _{O(on)} = 24 mA | | | | | 0.35 | 0.5 | |
| Ϊį | Input current at maximur | n input voltage | VCC = MAX, | V ₁ = 7 V | | | 0.1 | | | 0.1 | mA |
| TIH | High-level input current | · · · · · · · · · · · · · · · · · · · | VCC = MAX. | V ₁ = 2.7 V | | | 20 | | | 20 | μА |
| I _{IL} | Low-level input current | Any input except BI/RBO | V _{CC} = MAX, | V1 = 0.4 V | | | -0.4 | | | -0.4 | mA |
| | | BI/RBO | | | | | -1.2 | | | -1.2 | |
| los | Short-circuit output current | BI/RBO | V _{CC} = MAX | | -0.3 | | 2 | 0.3 | | -2 | πА |
| lcc | Supply current | | V _{CC} = MAX, | See Note 2 | | 7 | 13 | | 7 | 13 | mA |

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, T_A = 25° C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | TINU |
|------|------------------------------|--|-----|-----|-----|------|
| toff | Turn-off time from A input | | | | 100 | ns |
| ton | Turn-on time from A input | $C_{L} = 15 pF, R_{L} = 665 \Omega,$ | | | 100 | 115 |
| toff | Turn-off time from RBI input | See Note 3 | | | 100 | |
| ton | Turn-on time from RBI input | | | | 100 | ns |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: I_{CC} is measured with all outputs open and all inputs at 4.5 V.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated