OSVVM Model Library: AxiStream Verification Component

User Guide for Release 2020.10

Ву

Jim Lewis

SynthWorks VHDL Training

Jim@SynthWorks.com

http://www.SynthWorks.com

Table of Contents

1		Overvie	ew	3	
2		OSVVM Testbench Architecture			
	2.1	Writing	Tests	4	
	2.2	Demo:	Getting the OSVVM Libraries and Running the Testbenches	4	
	2.3	TbStrea	am: AxiStream Test Environment	5	
	2.4	4 TestCtrl Entity			
3		Writing Tests Using the AxiStream VC			
	3.1				
	3.2	A Simple Directed Test			
	3.3	Test Finalization			
	3.4	Test Wide Reporting			
4		AxiStream Verification Components			
5		Stream Transaction Interface			
6		AxiStream VC Transactions			
	6.1 AxiStream Supported Stream Independent Transactions		am Supported Stream Independent Transactions	13	
		6.1.1	General Directives	13	
		6.1.2	BurstMode Control Directives	13	
		6.1.3	AxiStream Configuration Directives	14	
		6.1.4	Transmitter Transactions	14	
		6.1.5	Receiver Transactions	14	
	6.2	AxiStream Parameters		15	
		6.2.1	SetAxiStreamOptions / GetAxiStreamOptions	15	
		6.2.2	Options common to AxiStreamTransmitter and AxiStreamReceiver	16	
		6.2.3	AxiStreamTransmitter	16	
		6.2.4	AxiStreamReceiver	16	
	6.3	3 Setting and Checking TKeep and TStrb		17	
7		Burst Transactions			
	7.1	Accessing Burst FIFOs in the Verification Components		18	
	7.2	Interac	ting with the Burst FIFOs	18	
		7.2.1	Filling the Burst FIFO	18	
		7.2.2	Reading and/or Checking the Burst FIFO	19	
		7.2.3	Packing and Unpacking the FIFO	19	
	7.3	Sending Bursts via the AxiStreamTransmitter			
	7.4	Getting Bursts via the Receiver			
	7.5	Checking Bursts in the Receiver			
8		About the OSVVM AxiStream VCs			
9		About the Author - Jim Lewis			
10)	References			

1 Overview

The OSVVM AxiStreamTransmitter and AxiStreamReceiver Verification Components (VCs) facilitate testing the interface and functionality of AxiStream devices. These verification components are intended to be part of a structured test environment.

The AxiStream verification components implement the complete AxiStream interface capability. They support bursting capability via BurstFifos in the verification components as well as through direct and algorithmic control of TLast during single word transfers. They support setting of TStrb and TKeep for either single word transfers or burst transfers. Within a burst transfer, they support sparse data streams (ie: TKeep=0 and/or TStrb=0). They support setting of TID, TDest, and TUser. For single word transfers, these can either be set from defaults in the VC or supplied as values to the transaction call. For Bursting, TID and TDest are intended to maintain their value throughout the entire transfer, and TUser can be set either for the entire transfer or on a word by word basis.

For the test case programming API (used in a test sequencer), the AxiStream VCs support the complete set of OSVVM Stream Model Independent Transactions. Using this interface ensures uniformity and consistency with other OSVVM VCs and improves verification test case reuse.

We are going to start with a brief overview and a demo of the AxiStream test environment.

PDF documents referenced in this document are in the directory OsvvmLibraries/Documentation.

2 OSVVM Testbench Architecture

The objective of any verification framework is to make the Device Under Test (DUT) "feel like" it has been plugged into the board. Hence, the framework must be able to produce the same waveforms and sequence of waveforms that the DUT will see on the board.

The OSVVM testbench framework looks identical to other frameworks, including SystemVerilog. It includes verification components (AxiStreamTransmitter and AxiStreamReceiver) and TestCtrl (the test sequencer) as shown in Figure 1. The top level of the testbench connects the components together (using the same methods as in RTL design) and is often called a test harness. Connections between the verification components and TestCtrl use VHDL records (which we call the transaction interface). Connections between the verification components and the DUT are the DUT interfaces (such as AxiStream, UART, AXI4, SPI, and I2C).




Figure 1. OSVVM Testbench Framework

2.1 Writing Tests

Writing tests is all about creating waveforms at an interface. In a basic test approach, each test directly drives and wiggles interface waveforms. This is tedious and error prone.

In OSVVM, signal wiggling is replaced by transactions. A transaction is an abstract representation of an interface waveform (such as Send) or a directive to the VC (such as wait for clock). A transaction is initiated using a procedure call. In a VC based approach, the procedure call collects the transaction information and passes it to the AxiStream VC via a transaction interface (a record). The AxiStream VC then decodes this information and creates the corresponding interface waveforms.

Using transactions simplifies creating tests and increases their readability. Figure 2 shows calls to the Send and WaitForClock transactions and the corresponding waveforms produced by the AxiStreamTransmitter verification component. Note this waveform implies that during the cycle in which data values A1, A3, A4, and A6 were sent, the AxiStream receiver was ready to receive TData and during the cycle in which data values A2 and A4 were sent, the AxiStream receiver was not ready to receive TData until a clock cycle later.

```
StreamTxProc : process
begin
  WaitForBarrier(StartTest) ;
  Send(StreamTxRec, X"A1") ;
  WaitForClock(StreamTxRec, 1) ;
  Send(StreamTxRec, X"A2") ;
  WaitForClock(StreamTxRec, 2) ;
  Send(StreamTxRec, X"A3") ;
  Send(StreamTxRec, X"A4") ;
  Send(StreamTxRec, X"A4") ;
  Send(StreamTxRec, X"A5") ;
  WaitForClock(StreamTxRec, 1) ;
  Send(StreamTxRec, X"A6") ;
```




Figure 2. Waveform resulting from the calls to Send and WaitForClock

2.2 Demo: Getting the OSVVM Libraries and Running the Testbenches

OSVVM is available on GitHub at https://github.com/OSVVM as a git repository or at https://osvvm.org/downloads as a ZIP file. Retrieve OSVVM from GitHub using git as shown in Figure 3. Note that the "—recursive" option is required since the OSVVM repositories are submodules of OsvvmLibraries. Submodules greatly simplify development and deployment of the libraries.

```
git clone --recursive https://github.com/OSVVM/OsvvmLibraries.git
```

Figure 3. Retrieving OSVVM from GitHub

The AXI4, Axi4Lite, AxiStream, and UART verification components all come with OSVVM testbenches and the process to run them is similar to what is discussed here for AxiStream.

Prior to starting the OSVVM scripting environment, create a directory named sim in which to run your simulations. Start your simulator and go to the sim directory. Once there, use the steps in Figure 4 to compile and run the tests for the AxiStream verification components in Mentor QuestaSim/ModelSim or Aldec RivieraPRO. Aldec's ActiveHDL is also supported but requires a few extra steps. For these steps and additional details of the OSVVM scripting environment see Script_user_guide.pdf (in OsvvmLibraries/Documentation).

```
cd sim
do ../OsvvmLibraries/startup.tcl
build ../OsvvmLibraries
build ../OsvvmLibraries/AXI4/AxiStream/testbench.pro
```

Figure 4. Compiling and Running OSVVM

The intent of the OSVVM scripting is to make compiling and running your simulations independent of the simulator you are using. We hope to update the scripting environment to support Synopsys and Cadence tools in the first half of 2021. We are also working on supporting GHDL – we can currently run GHDL under tclsh, however, it is messy and it does not feel like a real solution.

2.3 TbStream: AxiStream Test Environment

In the previous section, you ran TbStream.vhd, the AxiStream Testbench. It is in the directory OsvvmLibraries/AXI4/AxiStream/testbench. It is structured as shown in Figure 5.




Figure 5. TbStream

TbStream is a test harness that connects components together. In an RTL design, this code is also called structural code or a netlist. A sketch of TbStream.vhd is shown in Figure 6. For more details, see TbStream.vhd.

```
library osvvm_Axi4 ;
  context osvvm_axi4.AxiStreamContext ;
. . .
entity TbStream is
end entity TbStream;
architecture TestHarness of TbStream is
  signal StreamTxRec, StreamRxRec :
    StreamRecType( . . . ) ;
. . .
begin
  osvvm.TbUtilPkg.CreateClock(Clk, tperiod_Clk) ;
  osvvm.TbUtilPkg.CreateReset(nReset, . . .) ;
  AxiStreamReceiver_1 : AxiStreamReceiver (. . ., StreamRxRec) ;
  AxiStreamTransmitter_1 : AxiStreamTransmitter (. . ., StreamTxRec);
  TestCtrl_1 : TestCtrl (Clk, nReset, StreamTxRec, StreamRxRec) ;
end TestHarness ;
```

Figure 6. A sketch of TbStream.vhd

2.4 TestCtrl Entity

Tests are written as architectures of the test sequencer, TestCtrl. The entity for TestCtrl, shown in Figure 7, consists of transaction interface connections.

```
library OSVVM_AXI4 ;
  context OSVVM_AXI4.AxiStreamContext ;
entity TestCtrl is
  generic (
    ID_LEN : integer ;
    DEST_LEN : integer ;
    USER_LEN : integer
) ;
port (
    Clk : in std_logic ;
    nReset : in std_logic ;
    StreamTxRec : inout StreamRecType;
    StreamRxRec : inout StreamRecType
) ;
end entity TestCtrl ;
```

Figure 7. TestCtrl.vhd

3 Writing Tests Using the AxiStream VC

Tests are written by calling transactions in an architecture of TestCtrl (the test sequencer). Each separate test is a separate architecture of TestCtrl. Each test generates a sequence of waveforms that verify a particular aspect of the design. Hence, an entire test is visible in a single file, improving readability.

The TestCtrl architecture consists of a control process plus one process per independent interface, see Figure 8. The control process is used for test initialization and finalization. Each test process creates interface waveform sequences by calling the transaction procedures (Send, SendBurst, Get, GetBurst, Check, CheckBurst ...). This test architecture is based on the test TbStream_SendGet1.vhd in the directory OsvvmLibraries/AXI4/AxiStream/testbench.

Since the processes are independent of each other, synchronization is required to create coordinated events on the different interfaces. This is accomplished by using synchronization primitives, such as WaitForBarrier (from TbUtilPkg in the OSVVM library).

```
architecture SendGet1 of TestCtrl is
begin
  ControlProc : process
 begin
    WaitForBarrier(TestDone, 35 ms) ;
    ReportAlerts ;
    std.env.stop;
  end process ;
  TransmitterProc : process
    WaitForClock(StreamTxRec, 2) ;
    Send(StreamTxRec, Data) ;
    WaitForBarrier(TestDone) ;
  end process TransmitterProc ;
  ReceiverProc : process
 begin
    WaitForClock(StreamRxRec, 2) ;
    Get(StreamRxRec, RxData) ;
    WaitForBarrier(TestDone) ;
  end process ReceiverProc ;
end SendGet1 ;
```

Figure 8. TestCtrl Architecture

3.1 Test Initialization

The ControlProc both initializes and finalizes a test. Test initialization is shown in Figure 9. This is based on the code in TbStream_SendGet1.vhd. SetAlertLogName sets the test name. Each verification component calls GetAlertLogID to allocate an ID that allows it to accumulate errors separately within the AlertLog data structure. Calling GetAlertLogID here with the same name used by the component returns the same ID as in the verification component and allows its message filtering to be controlled directly from the testbench (via the calls to SetLogEnable). WaitForBarrier stops ControlProc until the test is complete. The value 35 ms is a watch dog timer that is set over the entire test case. See the finalization discussion for details.

```
ControlProc : process
begin
    SetAlertLogName("TbStream_SendGet1");
    TBID <= GetAlertLogID("TB");
    TxID <= GetAlertLogID("AxiStreamTransmitter_1");
    SetLogEnable(PASSED, TRUE);
    SetLogEnable(TxID, INFO, TRUE);

-- Wait for simulation elaboration/initialization wait for 0 ns; wait for 0 ns;
    TranscriptOpen("./results/TbStream_SendGet1.txt");
    SetTranscriptMirror(TRUE);

-- Wait for Design Reset wait until nReset = '1';
    ClearAlerts;
    WaitForBarrier(TestDone, 35 ms);
    . . .</pre>
```

Figure 9. Test Initialization

3.2 A Simple Directed Test

A simple test can be created by transmitting (send) values on one interface (here AxiStreamTransmitter) and receiving (Get) and checking (AffirmIfEqual) it on another interface (here AxiStreamReceiver). The receiving and checking can also be done using the Check transaction (Get plus check inside the VC). These are shown in Figure 10. A more complex variation of this is in TbStream_SendGet1.vhd.

```
TransmitterProc : process
    . . .
begin
    Send(StreamTxRec, X"10") ;

Send(StreamTxRec, X"11") ;
    . . .
end process TransmitterProc ;
```

```
ReceiverProc : process
. . . .
begin
Get(StreamRxRec, RxD) ;
AffirmIfEqual(TBID, RxD, X"10");
Check(StreamRxRec, X"11") ;
. . . .
end process ReceiverProc ;
```

Figure 10. A Simple Directed Test

The AffirmIfEqual checks its two parameters. It produces a log "PASSED" message if they are equal and alert "ERROR" message otherwise. An ERROR message is shown in Figure 11. "TB" is produced in the message since AffirmIfEqual uses the TBID and "TB" matches the string used with GetAlertLogID for TBID.

```
%% Alert ERROR In TB, Received: 08 /= Expected: 10 at 2150 ns
```

Figure 11. Messaging from AffirmIfEqual

The Check transaction checks the received value against the supplied expected value. It produces a log "PASSED" message if they are equal and alert "ERROR" message otherwise. A PASSED message is shown in Figure 12. "AxiStreamReceiver_1" is produced in the message since it matches the string that the verification component used to create its ModelID – see section AxiStream Verification Components for a discussion of how this happens.

```
%% Log PASSED In AxiStreamReceiver_1: Data Check, Received: 11 at 3150 ns
```

Figure 12. Messaging from Check

3.3 Test Finalization

Test finalization runs after the "WaitForBarrier(TestDone, 35 ms)" resumes. This occurs when either TestDone is signaled (normal completion) or in this case when the 35 ms timeout occurs. Representative code is shown in Figure 13. The first AlertIf logs a test error if the test finished due to timeout. The second AlertIf logs a test error if the test did not do any self-checking (reporting PASSED in this case would be misleading). Then it prints the a summary of the test results using ReportAlerts. See Test Wide Reporting for more details on ReportAlerts.

```
ControlProc : process
begin
    . . .
    -- Wait for test to finish
    WaitForBarrier(TestDone, 35 ms) ;
    AlertIf(now >= 35 ms, "Test finished due to timeout") ;
    AlertIf(GetAffirmCount < 1, "Test is not Self-Checking");

TranscriptClose ;
-- AlertIfDiff("./results/...", "...", "") ;

print("") ;
    -- Expecting two check errors at 128 and 256
ReportAlerts(ExternalErrors => (0, -2, 0)) ;
print("") ;
std.env.stop ;
wait ;
end process ControlProc ;
```

Figure 13. Test Finalization

3.4 **Test Wide Reporting**

The AlertLog data structure tracks FAILURE, ERROR, WARNING, and PASSED for the entire test as well as for each AlertLogID (see GetAlertLogID). Each OSVVM VC uses GetAlertLogID to allocate one or more IDs to report against. ReportAlerts prints a test completion message using this information. Figure 14 shows a representative PASSED and FAILED message that will be printed.

%% DONE PASSED TbStream SendGet1 Passed: 48 Affirmations Checked: 48 at 100000 ns

```
% DONE FAILED TbStream SendGet1 Total Error(s) = 7 Failures: 0 Errors: 7 Warnings: 0
Passed: 41 Affirmations Checked: 48 at 100000 ns
                                                         Failures: 0 Errors: 0 Warnings: 0 Passed: 0
      Default
용용
      OSVVM
                                                        Failures: 0 Errors: 0 Warnings: 0 Passed: 0
용용
     TB
                                                        Failures: 0 Errors: 0 Warnings: 0 Passed: 0
     AxiStreamTransmitter_1
용용
                                                       Failures: 0 Errors: 0 Warnings: 0 Passed: 0
용용
       AxiStreamTransmitter_1: No response Failures: 0 Errors: 0 Warnings: 0 Passed: 0
      AxiStreamReceiver_1 Failures: 0 Errors: 7 Warnings: 0 Passed: 0
AxiStreamReceiver_1: Data Check Failures: 0 Errors: 7 Warnings: 0 Passed: 41
AxiStreamReceiver_1: No response Failures: 0 Errors: 0 Warnings: 0 Passed: 0
AxiStreamReceiver_1: BurstFifo Failures: 0 Errors: 0 Warnings: 0 Passed: 0
%% AxiStreamReceiver 1
용용
용용
```

Figure 14. ReportAlerts for each AlertLogID

AxiStream Verification Components

용용

The AxiStreamTransmitter entity interface is shown in Figure 15. It has the full set of AxiStream interface signals as well as the transaction interface (TransRec). For generics, it has MODEL ID NAME which optionally specifies the model name. If the MODEL_ID_NAME is not specified, the component instance label will be used (preferred method). INIT_ID, INIT_DEST, INIT_USER, and INIT_LAST set default values for the internal parameter settings for ID, DEST, USER, and LAST. Note that when INIT ID, INIT DEST, and INIT USER are specified, they must be the same size as their corresponding interface signals TID, TDest, and TUser. The remaining generics specify timing. Tperiod Clk specifies the clock frequency. Tpd_Clk_* specifies the delay for each interface output.

```
entity AxiStreamTransmitter is
  generic (
    MODEL ID NAME : string := "" ;
    INIT_ID : std_logic_vector := "" ;
INIT_DEST : std_logic_vector := "" ;
    INIT_USER : std_logic_vector := "" ;
INIT_LAST : natural := 0 ;
    tperiod Clk : time := 10 ns ;
    tpd Clk TValid : time := 2 ns ;
    tpd Clk TID : time := 2 ns ;
    tpd Clk TDest : time := 2 ns ;
    tpd Clk TUser : time := 2 ns ;
    tpd Clk TData : time := 2 ns ;
    tpd Clk TStrb : time := 2 ns ;
    tpd Clk TKeep : time := 2 ns ;
    tpd Clk TLast : time := 2 ns
  ) ;
 port (
```

```
-- Globals
    Clk : in std logic ;
    nReset : in std logic ;
    -- AXI Transmitter Functional Interface
    TValid : out std logic ;
    TReady : in std logic ;
    TID : out std_logic_vector ;
TDest : out std_logic_vector ;
    TUser
             : out std logic vector ;
    TData
            : out std logic vector ;
    TStrb : out std_logic_vector ;
TKeep : out std_logic_vector ;
    TLast
             : out std logic ;
    -- Testbench Transaction Interface
    TransRec : inout StreamRecType
  ) ;
end entity AxiStreamTransmitter ;
```

Figure 15. AxiStreamTransmitter

The AxiStreamReceiver entity interface is shown in Figure 16. It has the full set of AxiStream interface signals as well as the transaction interface (TransRec). For generics, it has MODEL_ID_NAME which optionally specifies the model name. If the MODEL_ID_NAME is not specified, the component instance label will be used (preferred method). INIT_ID, INIT_DEST, INIT_USER, and INIT_LAST set default values for the internal parameter settings for ID, DEST, USER, and LAST – these are used for checking received values. Note that INIT_ID, INIT_DEST, and INIT_USER must be the same size as their corresponding interface signals TID, TDest, and TUser. The remaining generics specify timing. Tperiod_Clk specifies the clock frequency. Tpd_Clk_* specifies the delay for each interface output.

```
entity AxiStreamReceiver is
 generic (
   MODEL ID NAME : string :="" ;
   INIT_ID : std_logic_vector := "" ;
   INIT_DEST : std_logic_vector := "" ;
INIT_USER : std_logic_vector := "" ;
   INIT LAST : natural := 0 ;
   tperiod Clk : time := 10 ns ;
    tpd Clk TReady : time := 2 ns
 ) ;
 port (
    -- Globals
   Clk : in std logic ;
            : in std logic ;
   nReset
    -- AXI Master Functional Interface
   TValid : in std_logic ;
```

11

```
TReady
            : out std logic ;
   TID
            : in std logic vector ;
   TDest
            : in std logic vector ;
   TUser
           : in std logic vector ;
           : in std logic vector ;
   TData
   TStrb
           : in std logic vector ;
   TKeep
           : in std logic vector ;
   TLast : in std_logic ;
   -- Testbench Transaction Interface
   TransRec : inout StreamRecType
 ) ;
end entity AxiStreamReceiver ;
```

Figure 16. AxiStreamReceiver

Internal to each verification component is a Transaction Dispatcher which receives and decodes transactions. In the transmitter, the Transaction Dispatcher routes transmit transactions to the transmit Handler. In the receiver, the Transaction Dispatcher collects interface operations received from the receive handler. The Transaction Dispatcher also executes all Directive Transactions.

The string name associated with the main AlertLogID of each verification component (internally named ModeIID) is the value of the generic MODEL_ID_NAME if it has a value other than "", otherwise, it is the instance name of the verification component. Since TbStream does not set the generics, these names will be instance labels AxiStreamTransmitter_1 and AxiStreamReceiver_1.

Component declarations for each verification component are in AxiStreamComponentPkg.vhd, making the usage of component instantiation easier than direct entity instantiation.

5 Stream Transaction Interface

Each AxiStream Verification Component receives transactions from the test sequencer via a Transaction Interface. OSVVM implements the transaction interface as a record.

Stream Transaction Interface, StreamRecType, is used to connect the verification component to TestCtrl. StreamRecType, shown in Figure 17, is defined in the Stream Model Independent Transaction package, StreamTransactionPkg.vhd, which is in the directory OsvvmLbraries/Common/Src.

```
type StreamRecType is record
 -- Handshaking controls
                : bit max ;
 Rdy
                : bit max ;
 Ack
 -- Transaction Type
 Operation : StreamOperationType ;
 -- Data and Transaction Parameter to and from the VC
 DataToModel : std logic vector max c ;
 ParamToModel : std logic_vector_max_c ;
 DataFromModel : std logic vector max c ;
 ParamFromModel : std_logic_vector_max_c ;
 -- VC Options Parameters - used by SetModelOptions
 IntToModel
                 : integer max ;
```

```
BoolToModel : boolean_max ;
IntFromModel : integer_max ;
BoolFromModel : boolean_max ;
TimeToModel : time_max ;
TimeFromModel : time_max ;
-- Verification Component Options Type
Options : integer_max ;
end record StreamRecType ;
```

Figure 17. StreamRecType

Note that DataToModel, ParamToModel, DataFromModel, and ParamFromModel are unconstrained. Hence, when they are used in a signal declaration they must be constrained. DataToModel and DataFromModel need to be sized to match TData. ParamToModel and ParamFromModel need to be sized to be (TID'length + TDest'length + TUser'length + 1) in length.

Figure 18 shows the declaration StreamTxRec (which connects the AxiStreamTransmitter to TestCtrl) and StreamRxRec (which connects the AxiStreamReceiver to TestCtrl).

```
constant AXI_PARAM_WIDTH : integer :=
    TID'length + TDest'length + TUser'length + 1;

signal StreamTxRec, StreamRxRec : StreamRecType(
    DataToModel (AXI_DATA_WIDTH-1 downto 0),
    ParamToModel (AXI_PARAM_WIDTH-1 downto 0),
    DataFromModel (AXI_DATA_WIDTH-1 downto 0),
    ParamFromModel(AXI_PARAM_WIDTH-1 downto 0)
);
```

Figure 18. StreamRecType

6 AxiStream VC Transactions

6.1 AxiStream Supported Stream Independent Transactions

The AxiStream VC implements the OSVVM Stream Model Independent Transactions. The following is a summary of the supported transactions. See Stream_Model_Independent_Transactions_user_guide.pdf in the documentation repository for details.

6.1.1 General Directives

```
WaitForTransaction(TransactionRec)

WaitForClock(TransactionRec, NumberOfClocks)

GetTransactionCount(TransactionRec, Count)

GetAlertLogID(TransactionRec, AlertLogID)

GetErrorCount(TransactionRec, ErrorCount)
```

6.1.2 BurstMode Control Directives

```
SetBurstMode (TransactionRec, STREAM_BURST_WORD_MODE) ;
SetBurstMode (TransactionRec, STREAM_BURST_WORD_PARAM_MODE) ;
SetBurstMode (TransactionRec, STREAM_BURST_BYTE_MODE) ;
GetBurstMode (TransactionRec, OptVal)
```

6.1.3 AxiStream Configuration Directives

```
SetModelOptions(TransactionRec, Option, OptVal)

GetModelOptions(TransactionRec, Option, OptVal)
```

Largely these are used indirectly through the SetAxiStreamOptions and GetAxiStreamOptions directives. See setting AxiStream Parameters. For AxiStream, OptVal can have a type of boolean, integer, or std_logic_vector.

6.1.4 Transmitter Transactions

```
Send(TransactionRec, Data, Param[, StatusMsgOn])
Send(TransactionRec, Data[, StatusMsgOn])

SendAsync(TransactionRec, Data, Param[, StatusMsgOn])
SendAsync(TransactionRec, Data[, StatusMsgOn])

SendBurst(TransactionRec, NumFifoWords, Param[, StatusMsgOn])
SendBurst(TransactionRec, NumFifoWords[, StatusMsgOn])

SendBurstAsync(TransactionRec, NumFifoWords, Param[, StatusMsgOn])
SendBurstAsync(TransactionRec, NumFifoWords[, StatusMsgOn])
```

Here the Param (input) parameter specifies the values ID & Dest & User & Last (in that order). If less than ID'length + Dest'length + User'length + 1 values are specified, the left-most values will be filled with a '-'. As an input, a value of '-' indicates the corresponding field is not specified and will use the default value DEFAULT_ID, DEFAULT_DEST, DEFAULT_USER, and DEFAULT_LAST (see AxiStream Parameters). For SendBurst and SendBurstAsync when the BurstMode is STREAM_BURST_WORD_PARAM_MODE the value in the BurstFifo specifies (Data & User).

NumFifoWords (input) specifies the number of words in the BurstFifo. Note that when in the mode, STREAM_BURST_BYTE_MODE, this will be the number of bytes in the transfer, otherwise it is the number of words in the transfer.

Currently the AxiStreamTransmitter does not use the optional StatusMsgOn (boolean input) parameter.

6.1.5 Receiver Transactions

```
Get(TransactionRec, Data, Param[, StatusMsgOn])
Get(TransactionRec, Data[, StatusMsgOn])
TryGet(TransactionRec, Data, Param, Available[, StatusMsgOn])
TryGet(TransactionRec, Data, Available[, StatusMsgOn])
```

```
GetBurst(TransactionRec, NumFifoWords, Param[, StatusMsgOn])
GetBurst(TransactionRec, NumFifoWords[, StatusMsgOn])

TryGetBurst(TransactionRec, NumFifoWords, Param, Available[, StatusMsgOn])
TryGetBurst TransactionRec, NumFifoWords, Available[, StatusMsgOn])
```

```
Check (TransactionRec, Data, Param[, StatusMsgOn])
Check (TransactionRec, Data[, StatusMsgOn])

TryCheck (TransactionRec, Data, Param, Available[, StatusMsgOn])

TryCheck (TransactionRec, Data, Available[, StatusMsgOn])

CheckBurst (TransactionRec, NumFifoWords, Param[, StatusMsgOn])

CheckBurst (TransactionRec, NumFifoWords[, StatusMsgOn])

TryCheckBurst (TransactionRec, NumFifoWords, Param, Available[, StatusMsgOn])

TryCheckBurst TransactionRec, NumFifoWords, Available[, StatusMsgOn])
```

Here the Param parameter specifies the values ID & Dest & User & Last (in that order). For Get, TryGet, GetBurst, TryGetBurst the Param parameter returns the values that were received by TID, TDest, TUser, and TLast.

For Check, TryCheck, CheckBurst and TryCheckBurst, Param parameter is an input. If less than ID'length + Dest'lengh + User'length + 1 values are specified, the left-most values will be filled with a '-'. As an input, a value of '-' indicates the corresponding field is not specified and will use the default value DEFAULT_ID, DEFAULT_DEST, DEFAULT_USER, and DEFAULT_LAST (see AxiStream Parameters). For CheckBurst or TryCheckBurst when the BurstMode is STREAM_BURST_WORD_PARAM_MODE the value in the BurstFifo specifies (Data & User).

For GetBurst and TryGetBurst, NumFifoWords is only used as an output. For CheckBurst and TryCheckBurst, NumFifoWords is an input.

Currently the AxiStreamReceiver does not use the optional StatusMsgOn (boolean input) parameter.

6.2 AxiStream Parameters

The AxiStream Parameters configure the VC into a particular mode of operation or establish a default value for an interface object when it is not specified directly in the transaction.

6.2.1 SetAxiStreamOptions / GetAxiStreamOptions

Model options are set using SetAxiStreamOptions and retrieved using GetAxiStreamOptions. These are an abstraction layer wrapped around the SetModelOptions and GetModelOptions. This allows values from the enumerated type to be used, rather than using integer constant values. These are implemented in the package AxiStreamOptionsPkg.vhd.

```
SetAxiStreamOptions(TransactionRec, Option, OptVal)

GetAxiStreamOptions(TransactionRec, Option, OptVal)
```

OptVal can be of type integer, std_logic_vector, or boolean.

6.2.2 Options common to AxiStreamTransmitter and AxiStreamReceiver

DEFAULT_ID std_logic_vector	Default value for TID if not specified in a send or check. Initial value = INIT_ID (generic) if set, otherwise 0
DEFAULT_DEST std_logic_vector	Default value for TDest if not specified in a send or check. Initial value = INIT_DEST (generic) if set, otherwise 0.
DEFAULT_USER std_logic_vector	Default value for TUser if not specified in a send or check. Initial value = INIT_USER (generic) if set, otherwise 0
DEFAULT_LAST integer	Default value for TLast if not specified in a send or check. If value <= 1, then TLast = ??(DEFAULT_LAST=1). If value > 1, then TLast = ??(NumOperations mod DEFAULT_LAST = 0). Initial value = INIT_LAST (generic) which defaults to 0.

The following set defaults for TID, TDest, and TUser. Note that the std_logic_vector value must match the size of the corresponding interface object.

```
SetAxiStreamOptions(TransactionRec, DEFAULT_ID, X"01");
SetAxiStreamOptions(TransactionRec, DEFAULT_DEST, X"2");
SetAxiStreamOptions(TransactionRec, DEFAULT_USER, X"1");
```

The following set default so that it generates TLast once every 16 transfers.

```
SetAxiStreamOptions(TransactionRec, DEFAULT_LAST, 16);
```

6.2.3 AxiStreamTransmitter

TRANSMIT_READY_TIME_OUT needs to be set if a prompt response from the receiver is expected. Note this may not be the case when interacting with a FIFO and the FIFO is full. Hence, the default for it is off (integer'right).

6.2.4 AxiStreamReceiver

RECEIVE_READY_BEFORE_VALID Boolean. Initialized to TRUE.	If TRUE generate TReady even if TValid is not asserted.
RECEIVE_READY_DELAY_CYCLES Integer. Initialized to 0.	Number of clock cycles to delay assertion of TReady. If READY_BEFORE_VALID is TRUE, then number of clocks from previous cycle ending. If READY_BEFORE_VALID is FALSE, then the number

	of clocks after RValid.
DROP_UNDRIVEN Boolean. Initialized to FALSE.	If TRUE, then undriven values in a burst stream are not copied to a BYTE wide burst FIFO. Has no impact if the BurstFifo is word oriented (default).

When RECEIVE_READY_BEFORE_VALID is TRUE, then RECEIVE_READY_DELAY_CYCLES is a relative to when the last transfer completed. Figure 19 shows RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE_READY_BEFORE_VALID is TRUE.




Figure 19. RECEIVE READY DELAY CYCLES = 2 when RECEIVE READY BEFORE VALID is TRUE

When RECEIVE_READY_BEFORE_VALID is FALSE, then RECEIVE_READY_DELAY_CYCLES is a relative to when TValid is asserted. Figure 20 shows RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE READY BEFORE VALID is FALSE.




Figure 20. RECEIVE READY DELAY CYCLES = 2 when RECEIVE READY BEFORE VALID is FALSE

6.3 Setting and Checking TKeep and TStrb

On the AxiStream interface, a TStrb value that corresponds to a data value of '1' indicates the value contains valid data. A value of '0' indicates it is a filler value. A TKeep value of '1' indicates the value is either valid data or a filler value that may not be dropped. A value of '0' indicates the value may be dropped by the interface.

Rather than supplying this sort of information as a value in the transaction call, the OSVVM AxiStreamTransmitter VC uses a data value of X"UU" to indicate the data byte is to have TStrb = '0' and TKeep = '0' and a data value of X"WW" to indicate the data byte is to have TStrb = '0' and TKeep = '1'. This applies to values supplied either via the Send transaction or via the BurstFifo for a SendBurst transaction.

Similarly, in the AxiStreamReceiver VC, when TKeep = '0', then the corresponding data byte will be X"UU" and if TKeep = '1' and TStrb = '0', then the corresponding data byte will be X"WW". If the transaction is a GetBurst, and the BurstFIFO is configured to receive bytes, and the DropUndriven VC parameter is TRUE, and the received byte is X"UU", then it will be dropped (ie not put into the BurstFIFO).

7 Burst Transactions

It is time to go back to demo mode. In the simulator run the test TbStream_SendGetBurst1 using the steps shown in Figure 21. You already compiled this test when you ran testbench.pro.

```
simulate TbStream_SendGetBurst1
```

Figure 21. Running TbStream_SendGetBurst1

7.1 Accessing Burst FIFOs in the Verification Components

The AxiStreamTransmitter and AxiStreamReceiver implement the burst FIFO (BurstFifo) using the FIFO that is part of the OSVVM generic scoreboard package. This allows AxiStreamReceiver to use the BurstFifo as a scoreboard for CheckBurst and TryCheckBurst transactions. The FIFO is std_logic_vector based and uses the OSVVM library ScoreboardGenericPkg instance defined in ScoreboardPkg_slv.vhd (directory OsvvmLibraries/osvvm). Figure 22 shows the declaration of the BurstFifo in AxiStreamTransmitter and AxiStreamReceiver.

```
shared variable BurstFifo : osvvm.ScoreboardPkg_slv.ScoreboardPType ;
```

Figure 22. BurstFifo Declaration

In the test sequencer, the burst FIFO is made visible using an external name as shown in Figure 23. A good place to do this is in the entity declarative region. For details see, TestCtrl_e.vhd in the directory OsvvmLibraries/AXI4/AxiStream/testbench.

Figure 23. Making the BurstFifos visible in the test sequencer (TestCtrl)

7.2 Interacting with the Burst FIFOs

The BurstFifo supports any operation the scoreboards support – such as push, pop, or check. See Scoreboard_user_guide.pdf. In addition, to support burst operations, PushBurst, PopBurst, and CheckBurst were added in the package FifoFillPkg_slv.vhd (in osvvm_common library and directory OsvvmLibraries/common/src). For documentation see the Stream_Model_Independent_transactions_user_guide.pdf.

7.2.1 Filling the Burst FIFO

```
BurstFIFO.push(DataWord);
PushBurst (Fifo, VectorOfWords, FifoWidth)
PushBurstIncrement(Fifo, FirstWord, Count, FifoWidth)
```

```
PushBurstRandom (Fifo, FirstWord, Count, FifoWidth)
```

7.2.2 Reading and/or Checking the Burst FIFO

7.2.3 Packing and Unpacking the FIFO

The burst FIFOs can be configured to be either byte width or match the verification component interface width. The following procedures (from FifoFillPkg_slv.vhd) are used to transform byte width data in the burst FIFO to/from the verification component interface width.

```
PopWord (Fifo, Valid, Data, BytesToSend, [ByteAddress])
PushWord (Fifo, Data, DropUndriven, [ByteAddress])
CheckWord(Fifo, Data, DropUndriven, [ByteAddress])
```

7.3 Sending Bursts via the AxiStreamTransmitter

For sending bursts with the SendBurst transaction, first items must be pushed into the BurstFIFO using the FIFO operations BurstFIFO.push, PushBurstIncrement, PushBurst, or PushBurstRandom before calling SendBurst or SendBurstAsync. Figure 24 shows three calls to SendBurst that are similar to the ones in the test TbStream_SendGetBurst1.vhd.

```
constant WIDTH : integer := 32 ;
. . .

AxiTransmitterProc : process
begin
. . .
log("Transmit 32 Bytes -- word aligned") ;
PushBurstIncrement(TxBurstFifo, 3, 32, WIDTH) ;
SendBurst(StreamTxRec, 32) ;

WaitForClock(StreamTxRec, 4) ;
log("Transmit 30 Bytes -- unaligned") ;
PushBurst(TxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH);
PushBurst(TxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH);
SendBurst(StreamTxRec, 30) ;
WaitForClock(StreamTxRec, 4) ;
log("Transmit 34 Bytes -- unaligned") ;
```

```
PushBurstRandom(TxBurstFifo, 7, 34, WIDTH) ;
SendBurst(StreamTxRec, 34) ;
```

Figure 24. SendBurst as used in TbStream_SendGetBurst1.vhd

7.4 Getting Bursts via the Receiver

When using GetBurst, first call the GetBurst or TryGetBurst transaction, and then items in the BurstFIFO can be checked using the FIFO operations BurstFIFO.check, BurstFIFO.pop, CheckBurstIncrement, CheckBurst, or CheckBurstRandom. Figure 25 shows three calls to GetBurst that are similar to the ones in the test TbStream_SendGetBurst1.vhd.

```
AxiReceiverProc : process
  variable NumBytes : integer ;
begin
  WaitForClock(StreamRxRec, 2) ;
      log("Transmit 32 Bytes -- word aligned") ;
  GetBurst (StreamRxRec, NumBytes) ;
  AffirmIfEqual (NumBytes, 32, "Receiver: NumBytes Received");
  CheckBurstIncrement(RxBurstFifo, 3, NumBytes, WIDTH) ;
      log("Transmit 30 Bytes -- unaligned") ;
  GetBurst (StreamRxRec, NumBytes) ;
  AffirmIfEqual(NumBytes, 30, "Receiver: NumBytes Received");
  CheckBurst(RxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH);
  CheckBurst(RxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH);
      log("Transmit 34 Bytes -- unaligned") ;
  GetBurst (StreamRxRec, NumBytes) ;
  AffirmIfEqual (NumBytes, 34, "Receiver: NumBytes Received");
  CheckBurstRandom(RxBurstFifo, 7, NumBytes, WIDTH) ;
```

Figure 25. GetBurst as used in TbStream_SendGetBurst1.vhd

7.5 Checking Bursts in the Receiver

When using CheckBurst, first items must be pushed into the BurstFIFO with BurstFIFO.push, PushBurstIncrement, PushBurst, or PushBurstRandom, and then call CheckBurst or TryCheckBurst. Figure 26 shows three calls to CheckBurst done in the test TbStream_SendCheckBurst1.vhd.

```
AxiReceiverProc : process
  variable NumBytes : integer ;
begin
  WaitForClock(StreamRxRec, 2) ;
-- log("Transmit 32 Bytes -- word aligned") ;
  PushBurstIncrement(RxBurstFifo, 3, 32, WIDTH) ;
  CheckBurst(StreamRxRec, 32) ;
  WaitForClock(StreamRxRec, 4) ;
```

```
-- log("Transmit 30 Bytes -- unaligned");
PushBurst(RxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH);
PushBurst(RxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH);
CheckBurst(StreamRxRec, 30);
WaitForClock(StreamRxRec, 4);
-- log("Transmit 34 Bytes -- unaligned");
PushBurstRandom(RxBurstFifo, 7, 34, WIDTH);
CheckBurst(StreamRxRec, 34);
```

Figure 26. CheckBurst as used in TbStream SendCheckBurst1.vhd

8 About the OSVVM AxiStream VCs

The OSVVM AxiStream VCs were developed and is maintained by Jim Lewis of SynthWorks VHDL Training. It evolved from methodology and packages developed for SynthWorks' VHDL Testbenches and verification class. It is part of the Open Source VHDL Verification Methodology (OSVVM) model library, which brings leading edge verification techniques to the VHDL community.

Please support OSVVM by purchasing your VHDL training from SynthWorks.

9 About the Author - Jim Lewis

Jim Lewis, the founder of SynthWorks, has thirty plus years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr Lewis has done ASIC and FPGA design, custom model development, and consulting.

Mr. Lewis is chair of the IEEE 1076 VHDL Working Group (VASG) and is the primary developer of the Open Source VHDL Verification Methodology (OSVVM.org) packages. Neither of these activities generate revenue. Please support our volunteer efforts by buying your VHDL training from SynthWorks.

If you find bugs these packages or would like to request enhancements, you can reach me at jim@synthworks.com.

10 References

[1] Jim Lewis, VHDL Testbenches and Verification, student manual for SynthWorks' class.