

AxiStream

Verification Components

User Guide for Release 2025.04

By

Jim Lewis

SynthWorks VHDL Training

Jim@SynthWorks.com

<http://www.SynthWorks.com>

Table of Contents

1.	Overview	4
2.	OSVVM Testbench Architecture	4
2.1	Test Architecture Overview	4
2.2	Writing Tests	5
2.3	Stream Transaction Interface	5
2.4	AxiStream Context Declaration	7
2.5	Component Declarations for AxiStream Verification Components	7
3.	Demo Preparation: Getting and Building the OSVVM Libraries	7
4.	TbStream: Port Based Transaction Interface	9
4.1	Demo: Running the AXI4 Testbenches	9
4.2	TbStream: AxiStream Test Environment - Port Based Transaction Interface	9
4.3	TestCtrl Entity – Port Based Transaction Interface (Record Port)	11
4.4	AxiStream Transmitter – Port Based Transaction Interface (Record Port)	12
4.5	AxiStream Receiver – Port Based Transaction Interface (Record Port)	13
4.6	AxiStream Transmitter and Receiver Generics	14
5.	TbStream: "Virtual" Transaction Interface	15
5.1	Demo: Running the AXI4 Testbenches	15
5.2	TbStream: AxiStream Test Environment - Virtual Transaction Interface	16
5.3	TestCtrl Entity – Virtual Transaction Interface (External Names)	17
5.4	AxiStream Transmitter – Virtual Transaction Interface (External Names)	18
5.5	AxiStream Receiver – Virtual Transaction Interface (External Names)	19
5.6	AxiStream Transmitter and Receiver Generics	20
6.	Writing Tests Using the AxiStream VC	21
7.	AxiStream VC Transactions	22
7.1	AxiStream Supported Stream Independent Transactions	22
7.1.1	Transmitter Transactions	22
7.1.2	Receiver Transactions	23
7.1.3	Interacting with the Burst FIFOs	24
7.1.4	General Directives	25
7.1.5	BurstMode Control Directives	25
7.1.6	Stream Configuration Directives	25
7.2	Configuring the AxiStream VC	25
7.2.1	SetAxiStreamOptions / GetAxiStreamOptions	25
7.2.2	Options common to AxiStreamTransmitter and AxiStreamReceiver	26
7.2.3	Controlling Interface TValid and TReady Delays	26
7.3	Setting and Checking TKeep and TStrb	29
8.	About the OSVVM AxiStream VCs	30
9.	About the Author - Jim Lewis	30

10.	References	30
-----	------------------	----

1. Overview

The OSVVM AxiStream Verification Components (VCs) facilitate testing the interface and functionality of AxiStream devices. The OSVVM AxiStream VCs include AxiStreamTransmitter and AxiStreamReceiver. These VCs are intended to be part of a structured test environment.

The AxiStream verification components implement the complete AxiStream interface capability. They support bursting capability via BurstFifos in StreamRecType as well as through direct and algorithmic control of TLast during single word transfers. They support setting of TStrb and TKeep for either single word transfers or burst transfers. Within a burst transfer, they support sparse data streams (ie: TKeep=0 and/or TStrb=0). They support setting of TID, TDest, and TUser. For single word transfers, these can either be set from defaults in the VC or supplied as values to the transaction call. For Bursting, TID and TDest are intended to maintain their value throughout the entire transfer, and TUser can be set either for the entire transfer or on a word by word basis.

For the test case programming API (used in a test sequencer), the AxiStream VCs support the OSVVM Stream Model Independent Transactions. Using this interface ensures uniformity and consistency with other OSVVM VCs and improves verification test case reuse.

We are going to start with a brief overview and a demo of the AxiStream test environment.

2. OSVVM Testbench Architecture

2.1 Test Architecture Overview

The objective of any verification framework is to make the Device Under Test (DUT) "feel like" it has been plugged into the board. Hence, the framework must be able to produce the same waveforms and sequence of waveforms that the DUT will see on the board.

The OSVVM testbench framework looks identical to other frameworks, including SystemVerilog. It includes verification components (AxiStreamTransmitter and AxiStreamReceiver) and TestCtrl (the test sequencer) as shown in Figure 1. The top level of the testbench connects the components together (using the same methods as in RTL design) and is often called a test harness. Connections between the verification components and TestCtrl use VHDL records (which we call the transaction interface). Connections between the verification components and the DUT are the DUT interfaces (such as AxiStream, UART, AXI4, SPI, and I2C).




Figure 1. OSVVM Testbench Framework

2.2 Writing Tests

Writing tests is all about creating waveforms at an interface. In a basic test approach, each test directly drives and wiggles interface waveforms. This is tedious and error prone.

In OSVVM, signal wiggling is replaced by transactions. A transaction is an abstract representation of an interface waveform (such as Send) or a directive to the VC (such as wait for clock). A transaction is initiated using a procedure call. In a VC based approach, the procedure call collects the transaction information and passes it to the AxiStream VC via a transaction interface (a record). The AxiStream VC then decodes this information and creates the corresponding interface waveforms.

Using transactions simplifies creating tests and increases their readability. Figure 2 shows calls to the Send and WaitForClock transactions and the corresponding waveforms produced by the AxiStreamTransmitter verification component. Note this waveform implies that during the cycle in which data values A1, A3, A4, and A6 were sent, the AxiStream receiver was ready to receive TData and during the cycle in which data values A2 and A4 were sent, the AxiStream receiver was not ready to receive TData until a clock cycle later.




Figure 2. Waveform resulting from the calls to Send and WaitForClock

2.3 Stream Transaction Interface

Each AxiStream Verification Component receives transactions from the test sequencer via a Transaction Interface. OSVVM implements the transaction interface as a record.

Stream Transaction Interface, StreamRecType, is used to connect the verification component to TestCtrl. StreamRecType, shown in Figure 3, is defined in the Stream Model Independent Transaction package, StreamTransactionPkg.vhd, which is in the directory OsvvmLibraries/Common/Src.

```

-- Handshaking controls
Rdy          : RdyType ;
Ack          : AckType ;
-- Transaction Type
Operation     : StreamOperationType ;
-- Data and Transaction Parameter to and from verification component
DataToModel   : std_logic_vector_max_c ;
ParamToModel  : std_logic_vector_max_c ;
DataFromModel : std_logic_vector_max_c ;
ParamFromModel : std_logic_vector_max_c ;
-- BurstFifo
BurstFifo     : ScoreboardIdType ;
-- Verification Component Options Parameters - used by SetModelOptions
IntToModel    : integer_max ;
IntFromModel  : integer_max ;
BoolToModel   : boolean_max ;
BoolFromModel : boolean_max ;
TimeToModel   : time_max ;
TimeFromModel : time_max ;
-- Verification Component Options Type
Options       : integer_max ;
end record StreamRecType ;

```

Figure 3. StreamRecType

The BurstFifo is inside StreamRecType. This means it is easily accessible to both the verification component and the Test Sequencer (TestCtrl). The type, ScoreboardIdType, is a reference (though not an access type) to the scoreboard singleton data structure in ScoreboardGenericPkg. Using ScoreboardIdType allows the structure to be used as either a FIFO (by SendBurst or GetBurst) or a Scoreboard (by CheckBurst). The FIFO is std_logic_vector based and uses the ScoreboardPkg_slv instance from OsvvmLibraries/osvvm.

Note that DataToModel, ParamToModel, DataFromModel, and ParamFromModel are unconstrained. Hence, when they are used in a signal declaration they must be constrained. DataToModel and DataFromModel need to be sized to match TData. ParamToModel and ParamFromModel need to be sized to be (TID'length + TDest'length + TUser'length + 1) in length.

Figure 4 shows the declaration StreamTxRec (which connects the AxiStreamTransmitter to TestCtrl) and StreamRxRec (which connects the AxiStreamReceiver to TestCtrl).

```

constant AXI_PARAM_WIDTH : integer :=
    TID'length + TDest'length + TUser'length + 1;

signal StreamTxRec, StreamRxRec : StreamRecType(
    DataToModel   (AXI_DATA_WIDTH-1  downto 0),
    ParamToModel  (AXI_PARAM_WIDTH-1  downto 0),
    DataFromModel (AXI_DATA_WIDTH-1  downto 0),
    ParamFromModel(AXI_PARAM_WIDTH-1  downto 0)
) ;

```

Figure 4. StreamRecType

2.4 AxiStream Context Declaration

To simplify the usage of OSVVM AxiStream packages, a context declaration that references all of the OSVVM AxiStream packages is provided. Using a context declaration allows the packages to be refactored without impacting the designs that reference the packages using the context. Figure 5 shows the AxiStreamContext as defined in AxiStreamContext.vhd.

```
context AxiStreamContext is
  library osvvm_common ;
  context osvvm_common.OsvvmCommonContext ;

  library osvvm_axi4 ;
  use osvvm_axi4.AxiStreamOptionsPkg.all ;
  use osvvm_axi4.Axi4CommonPkg.all ;
  use osvvm_axi4.AxiStreamComponentPkg.all ;
end context AxiStreamContext ;
```

Figure 5. AxiStreamContext

2.5 Component Declarations for AxiStream Verification Components

OSVVM prefers to use component instances. One good reason is they support configuration declarations and direct entity instances do not.

To make usage of component instances easier than direct entity instances, component declarations for each verification component is provided in a package.

3. Demo Preparation: Getting and Building the OSVVM Libraries

The best way to learn is by trying things out as you go. In this step you will download OSVVM, build the libraries, and then run the demo.

OSVVM is available on GitHub at <https://github.com/OSVVM> as a git repository or at <https://osvvm.org/downloads> as a ZIP file. Retrieve OSVVM from GitHub using git as shown in Figure 6. Note that the "--recursive" option is required since the OSVVM repositories are submodules of OsvvmLibraries. Submodules greatly simplify development and deployment of the libraries.

```
git clone --recursive https://github.com/OSVVM/OsvvmLibraries.git
```

Figure 6. Retrieving OSVVM from GitHub

Prior to starting the OSVVM scripting environment, create a directory named sim in which to run your simulations. Start your simulator and go to the sim directory. Once there, use the steps in Figure 7 to build the OSVVM Libraries (utility and verification component). These directions are supported in Mentor QuestaSim/ModelSim or Aldec RivieraPRO. Aldec's ActiveHDL, Synopsys' VCS, and Cadence's Xcelium are also supported but require a few extra steps. For these steps and additional details of the OSVVM scripting environment see Script_user_guide.pdf (in OsvvmLibraries/Documentation).

```
cd sim
source ../OsvvmLibraries/Scripts/StartUp.tcl
build ../OsvvmLibraries
build ../OsvvmLibraries/AXI4/AxiStream/RunDemoTests.pro
```

Figure 7. Building OSVVM and running the Demo

The intent of the OSVVM scripting is to make compiling and running your simulations independent of the simulator you are using.

GHDL can be run using tclsh. In windows, using MSYS2/MinGW64 start tclsh using "winpty tclsh".

4. TbStream: Port Based Transaction Interface

In the OSVVM Port Based Transaction Interfaces approach, the transaction interfaces are record ports of the verification components (VCs) and the test sequencer (TestCtrl). The testbench then simply connects the ports together using, just like we do for RTL design. OSVVM and its predecessor within SynthWorks has used this transaction interface methodology since 1997.

The OSVVM Port Based Transaction Interface approach works well when the testbench components are external to the device being tested. OSVVM's Virtual Transaction Interfaces provide a simplified means to connect to a verification component that is internal to the design – such as an embedded processor core.

OSVVM components with Virtual Transaction Interfaces interoperate well with OSVVM components with Port Based Transaction Interfaces.

4.1 Demo: Running the AXI4 Testbenches

The AXI4, Axi4Lite, AxiStream, and UART verification components all come with testbenches and the process to run them is similar to what is discussed here for AxiStream.

Prior to doing this step, do the steps in section 3, Demo Preparation.

Use the steps in Figure 8 to compile and run the tests for the Axi4 verification components. If you have not exited the simulator, you only need to do the "build" step.

```
cd sim
do ../OsvvmLibraries/startup.tcl
build ../OsvvmLibraries/AXI4/AxiStream/RunDemoTests.pro
```

Figure 8. Compiling and Running OSVVM

4.2 TbStream: AxiStream Test Environment - Port Based Transaction Interface

In the previous section, you ran TbStream.vhd, the AxiStream Testbench. It is in the directory OsvvmLibraries/AXI4/AxiStream/testbench. It is structured as shown in Figure 9.




Figure 9. TbStream

TbStream is a test harness that connects components together. In an RTL design, this code is also called structural code or a netlist. A sketch of TbStream.vhd is shown in Figure 10. For more details, see TbStream.vhd. Note that OSVVM uses VHDL-2008 external names and the order of instantiation is important. First instantiate the design under test, next the verification components, and then finally the test sequencer (TestCtrl).

```

library osvvm_Axi4 ;
    context osvvm_axi4.AxiStreamContext ;
    . . .
entity TbStream is
end entity TbStream ;
architecture TestHarness of TbStream is
    signal StreamTxRec, StreamRxRec :
        StreamRecType( . . . ) ;
    . . .
begin
    osvvm.TbUtilPkg.CreateClock (Clk, tperiod_Clk) ;
    osvvm.TbUtilPkg.CreateReset (nReset, . . .) ;
    Receiver_1 :    AxiStreamReceiver    ( . . . , StreamRxRec) ;
    Transmitter_1 : AxiStreamTransmitter ( . . . , StreamTxRec) ;
    TestCtrl_1 :    TestCtrl (nReset, StreamTxRec, StreamRxRec) ;
end TestHarness ;

```

Figure 10. A sketch of TbStream.vhd

By default each OSVVM verification component uses its instance label as the name it reports when an alert or log within the model is called. This allows each message to be tracked to a unique verification component. AlertLogIDs can be looked up using this name, so picking a good instance label will simplify looking up the AlertLogID for each verification component from the test sequencer (TestCtrl). These names can also be set by the generic MODEL_ID_NAME. The only reason to do this is to allow verification components to share the same AlertLogID.

We recommend using the "ComponentName_1". In this case we shortened the names to Transmitter_1 and Receiver_1. Our intent is to reuse some of the same test cases with other Transmitter and Receiver verification components (such as UART) – and hence the more generic naming.

4.3 TestCtrl Entity – Port Based Transaction Interface (Record Port)

Tests are written as architectures of the test sequencer, TestCtrl. The entity for TestCtrl, shown in Figure 11, consists of transaction interface connections.

```

library ieee ;
  use ieee.std_logic_1164.all ;
  use ieee.numeric_std.all ;
  use ieee.numeric_std_unsigned.all ;

library osvvm ;
  context osvvm.OsvvmContext ;
  use osvvm.ScoreboardPkg_slv.all ;

library osvvm_AXI4 ;
  context osvvm_AXI4.AxiStreamContext ;

entity TestCtrl is
  generic (
    ID_LEN      : integer ;
    DEST_LEN    : integer ;
    USER_LEN    : integer
  ) ;
  port (
    -- Global Signal Interface
    nReset      : In      std_logic ;

    -- Transaction Interfaces
    StreamTxRec  : InOut StreamRecType ;
    StreamRxRec  : InOut StreamRecType
  ) ;

  -- Derive AXI interface properties from the StreamTxRec
  constant DATA_WIDTH : integer := StreamTxRec.DataToModel'length ;
  constant DATA_BYTES : integer := DATA_WIDTH/8 ;

  -- Simplifying access to Burst FIFOs using aliases
  alias TxBurstFifo : ScoreboardIdType is StreamTxRec.BurstFifo ;
  alias RxBurstFifo : ScoreboardIdType is StreamRxRec.BurstFifo ;

end entity TestCtrl ;

```

Figure 11. TestCtrl.vhd

Note the reference to "osvvm.ScoreboardPkg_slv" is required with the 2021.06 update.

4.4 AxiStream Transmitter – Port Based Transaction Interface (Record Port)

The AxiStreamTransmitter entity interface is shown in Figure 12. It has the full set of AxiStream interface signals as well as the transaction interface (TransRec).

```
entity AxiStreamTransmitter is
  generic (
    MODEL_ID_NAME : string := "" ;
    INIT_ID       : std_logic_vector := "" ;
    INIT_DEST     : std_logic_vector := "" ;
    INIT_USER     : std_logic_vector := "" ;
    INIT_LAST     : natural := 0 ;

    tperiod_Clk   : time := 10 ns ;
    DEFAULT_DELAY : time := 1 ns ;
    tpd_Clk_TValid : time := DEFAULT_DELAY ;
    -- . . . see entity for remaining generics
    tpd_Clk_TValid : time := DEFAULT_DELAY
  ) ;
  port (
    -- Globals
    Clk       : in  std_logic ;
    nReset    : in  std_logic ;

    -- AXI Transmitter Functional Interface
    TValid    : out std_logic ;
    TReady    : in  std_logic ;
    TID       : out std_logic_vector ;
    TDest     : out std_logic_vector ;
    TUser     : out std_logic_vector ;
    TData     : out std_logic_vector ;
    TStrb     : out std_logic_vector ;
    TKeep     : out std_logic_vector ;
    TLast     : out std_logic ;

    -- Testbench Transaction Interface
    TransRec  : inout StreamRecType
  ) ;

  -- Derive AXI interface properties from interface signals
  constant AXI_STREAM_DATA_WIDTH : integer := TData'length ;

  -- Use MODEL_ID_NAME Generic if set, otherwise,
  -- use model instance label (preferred if set as entityname_1)
  constant MODEL_INSTANCE_NAME : string :=
    IfElse(MODEL_ID_NAME'length > 0, MODEL_ID_NAME,
      to_lower(PathTail(AxiStreamTransmitter'PATH_NAME))) ;

  constant MODEL_NAME : string := "AxiStreamTransmitter" ;
end entity AxiStreamTransmitter ;
```

Figure 12. AxiStreamTransmitter

4.5 AxiStream Receiver – Port Based Transaction Interface (Record Port)

The AxiStreamReceiver entity interface is shown in Figure 13. It has the full set of AxiStream interface signals as well as the transaction interface (TransRec).

```
entity AxiStreamReceiver is
  generic (
    MODEL_ID_NAME : string := "" ;
    INIT_ID       : std_logic_vector := "" ;
    INIT_DEST     : std_logic_vector := "" ;
    INIT_USER     : std_logic_vector := "" ;
    INIT_LAST     : natural := 0 ;

    tperiod_Clk   : time := 10 ns ;
    tpd_Clk_TReady : time := 2 ns
  ) ;
  port (
    -- Globals
    Clk       : in  std_logic ;
    nReset    : in  std_logic ;

    -- AXI Master Functional Interface
    TValid    : in  std_logic ;
    TReady    : out std_logic ;
    TID       : in  std_logic_vector ;
    TDest     : in  std_logic_vector ;
    TUser     : in  std_logic_vector ;
    TData     : in  std_logic_vector ;
    TStrb     : in  std_logic_vector ;
    TKeep     : in  std_logic_vector ;
    TLast     : in  std_logic ;

    -- Testbench Transaction Interface
    TransRec  : inout StreamRecType
  ) ;

  -- Derive AXI interface properties from interface signals
  constant AXI_STREAM_DATA_WIDTH : integer := TData'length ;

  -- Use MODEL_ID_NAME Generic if set, otherwise,
  -- use model instance label (preferred if set as entityname_1)
  constant MODEL_INSTANCE_NAME : string :=
    IfElse(MODEL_ID_NAME'length > 0, MODEL_ID_NAME,
      to_lower(PathTail(AxiStreamReceiver'PATH_NAME))) ;

  constant MODEL_NAME : string := "AxiStreamReceiver" ;
end entity AxiStreamReceiver ;
```

Figure 13. AxiStreamReceiver

4.6 **AxiStream Transmitter and Receiver Generics**

AxiStreamTransmitter and AxiStreamReceiver both have a similar set of generics. The MODEL_ID_NAME optionally specifies the model AlertLogID name. If the MODEL_ID_NAME is not specified, the component instance label will be used (preferred method).

INIT_ID, INIT_DEST, INIT_USER, and INIT_LAST set the internal default values for TID, TDest, TUser, and TLast. In AxiStreamTransmitter, these are default driving values. In AxiStreamReceiver, these are default values for checking. Note that when INIT_ID, INIT_DEST, and INIT_USER are specified, they must be the same size as their corresponding interface signals.

The remaining generics specify timing. Tperiod_Clk specifies the clock frequency. Tpd_Clk_* specifies the delay for each interface output. See the file AxiStreamTransmitter.vhd and AxiStreamReceiver.vhd for the details of the generics.

5. TbStream: "Virtual" Transaction Interface

In the Virtual Transaction Interface approach, the transaction interfaces are internal record signals of the verification components (VCs). The test sequencer (TestCtrl) connects to these using VHDL-2008 external names (hierarchical references). OSVVM Virtual Transaction Interfaces are a new feature of the OSVVM 2020.12 release.

OSVVM's Virtual Transaction Interfaces provide a simplified means to connect to a verification component that is internal to the design – such as an embedded processor core. They also simplify any testbench since they remove the need to use hierarchical connections.

OSVVM components with Virtual Transaction Interfaces interoperate well with OSVVM components with Port Based Transaction Interfaces.

5.1 Demo: Running the AXI4 Testbenches

The AXI4, Axi4Lite, AxiStream, and UART verification components all come with testbenches and the process to run them is similar to what is discussed here for AxiStream.

Prior to doing this step, do the steps in section 3, Demo Preparation.

Use the steps in Figure 14 to compile and run the tests for the Axi4 verification. If you have not exited the simulator, you only need to do the "build" step.

```
cd sim
do ../OsvvmLibraries/startup.tcl
build ../OsvvmLibraries/AXI4/AxiStream/RunDemoTestsVti.pro
```

Figure 14. Compiling and Running OSVVM

5.2 TbStream: AxiStream Test Environment - Virtual Transaction Interface

In the previous section, you ran TbStream.vhd, the AxiStream Testbench. It is in the directory OsvvmLibraries/AXI4/AxiStream/testbenchVti. It is structured as shown in Figure 15. The record connections (shown with dotted lines) use external names rather than direct signal connections.




Figure 15. TbStream for Virtual Transaction Interfaces

TbStream is a test harness that connects components together. In an RTL design, this code is also called structural code or a netlist. A sketch of TbStream.vhd is shown in Figure 16. For more details, see AxiStream/testbenchVti/TbStream.vhd. Note that there are no transaction interface signals to connect between the verification components (Axi4Master and Axi4Responder/Axi4Memory) and the test sequencer (TestCtrl). Instead, these are now connected via VHDL-2008 external names. See the entity declaration for TestCtrl for details. Since external names are used, the order of instantiation is important. First instantiate the design under test, next the verification components, and then finally the test sequencer (TestCtrl).

```
library osvvm_Axi4 ;
  context osvvm_axi4.AxiStreamContext ;
  . . .
entity TbStream is
end entity TbStream ;
architecture TestHarness of TbStream is
  . . .
begin
  osvvm.TbUtilPkg.CreateClock (Clk, tperiod_Clk) ;
  osvvm.TbUtilPkg.CreateReset (nReset, . . .) ;
  Receiver_1 : AxiStreamReceiver ( . . . ) ;
  Transmitter_1 : AxiStreamTransmitter ( . . . ) ;
  TestCtrl_1 : TestCtrl (nReset) ;
end TestHarness ;
```

Figure 16. A sketch of TbStream.vhd for Virtual Transaction Interfaces

By default each OSVVM verification component uses its instance label as the name it reports when an alert or log within the model is called. This allows each message to be tracked to a unique verification component. AlertLogIDs can be looked up using this name, so picking a good instance label will simplify looking up the AlertLogID for each verification component from the test sequencer (TestCtrl). These

names can also be set by the generic MODEL_ID_NAME. The only reason to do this is to allow verification components to share the same AlertLogID.

We recommend using the "ComponentName_1". In this case we shortened the names to Transmitter_1 and Receiver_1. Our intent is to reuse some of the same test cases with other Transmitter and Receiver verification components (such as UART) – and hence the more generic naming.

5.3 TestCtrl Entity – Virtual Transaction Interface (External Names)

Tests are written as architectures of the test sequencer, TestCtrl. The entity for TestCtrl, shown in Figure 17, consists of transaction interface connections.

```
library ieee ;
    use ieee.std_logic_1164.all ;
    use ieee.numeric_std.all ;
    use ieee.numeric_std_unsigned.all ;

library OSVVM ;
    context OSVVM.OsvvmContext ;
    use osvvm.ScoreboardPkg_slv.all ;

library osvvm_AXI4 ;
    context osvvm_AXI4.AxiStreamContext ;

entity TestCtrl is
    generic (
        ID_LEN      : integer ;
        DEST_LEN     : integer ;
        USER_LEN     : integer
    ) ;
    port (
        -- Global Signal Interface
        nReset       : In      std_logic
    ) ;

    -- Connect transaction interfaces using external names
    alias StreamTxRec is <<signal ^.Transmitter_1.TransRec : StreamRecType>>;
    alias StreamRxRec is <<signal ^.Receiver_1.TransRec : StreamRecType>> ;

    -- Derive AXI interface properties from the StreamTxRec
    constant DATA_WIDTH : integer := StreamTxRec.DataToModel'length ;
    constant DATA_BYTES : integer := DATA_WIDTH/8 ;

    -- Simplifying access to Burst FIFOs using aliases
    alias TxBurstFifo : ScoreboardIdType is StreamTxRec.BurstFifo ;
    alias RxBurstFifo : ScoreboardIdType is StreamRxRec.BurstFifo ;

end entity TestCtrl ;
```

Figure 17. TestCtrl.vhd for Virtual Transaction Interfaces

Note the reference to "osvvm.ScoreboardPkg_slv" is required with the 2021.06 update.

5.4 AxiStream Transmitter – Virtual Transaction Interface (External Names)

The AxiStreamTransmitter entity interface is shown in Figure 18. It has the full set of AxiStream interface signals. The transaction interface (TransRec) is declared as a signal in the entity declarative region. It is accessed using an external name in the test sequencer (TestCtrl).

```
entity AxiStreamTransmitterVti is
  generic (
    MODEL_ID_NAME : string := "" ;
    INIT_ID       : std_logic_vector := "" ;
    -- . . . see entity for other generics

    tperiod_Clk    : time := 10 ns ;
    DEFAULT_DELAY  : time := 1 ns ;
    -- . . . see entity for remaining generics
  ) ;
  port (
    -- Globals
    Clk      : in  std_logic ;
    nReset   : in  std_logic ;

    -- AXI Transmitter Functional Interface
    TValid    : out std_logic ;
    TReady    : in  std_logic ;
    TID       : out std_logic_vector ;
    TDest     : out std_logic_vector ;
    TUser     : out std_logic_vector ;
    TData     : out std_logic_vector ;
    TStrb     : out std_logic_vector ;
    TKeep     : out std_logic_vector ;
    TLast     : out std_logic ;
  ) ;

  -- Derive AXI interface properties from interface signals
  constant AXI_STREAM_DATA_WIDTH : integer := TData'length ;
  constant AXI_STREAM_PARAM_WIDTH : integer :=
    TID'length + TDest'length + TUser'length + 1 ;

  -- Testbench Transaction Interface - Access via external names
  signal TransRec : StreamRecType (
    DataToModel  (AXI_STREAM_DATA_WIDTH-1 downto 0),
    DataFromModel (AXI_STREAM_DATA_WIDTH-1 downto 0),
    ParamToModel  (AXI_STREAM_PARAM_WIDTH-1 downto 0),
    ParamFromModel (AXI_STREAM_PARAM_WIDTH-1 downto 0)
  ) ;

  -- Use MODEL_ID_NAME Generic if set, otherwise,
  -- use model instance label (preferred if set as entityname_1)
  constant MODEL_INSTANCE_NAME : string :=
    IfElse(MODEL_ID_NAME'length > 0, MODEL_ID_NAME,
      to_lower(PathTail(AxiStreamTransmitterVti'PATH_NAME))) ;

  constant MODEL_NAME : string := "AxiStreamTransmitterVti" ;
end entity AxiStreamTransmitterVti ;
```

Figure 18. AxiStreamTransmitterVti

5.5 AxiStream Receiver – Virtual Transaction Interface (External Names)

The AxiStreamReceiver entity interface is shown in Figure 19. It has the full set of AxiStream interface signals. The transaction interface (TransRec) is declared as a signal in the entity declarative region. It is accessed using an external name in the test sequencer (TestCtrl).

```

entity AxiStreamReceiverVti is
generic (
  MODEL_ID_NAME  : string := "" ;
  INIT_ID        : std_logic_vector := "" ;
  -- . . . see entity for other generics

  tperiod_Clk    : time := 10 ns ;
  tpd_Clk_TReady : time := 1 ns
) ;
port (
  -- Globals
  Clk      : in  std_logic ;
  nReset   : in  std_logic ;

  -- AXI Master Functional Interface
  TValid   : in  std_logic ;
  TReady   : out std_logic ;
  TID      : in  std_logic_vector ;
  TDest    : in  std_logic_vector ;
  TUser    : in  std_logic_vector ;
  TData    : in  std_logic_vector ;
  TStrb    : in  std_logic_vector ;
  TKeep    : in  std_logic_vector ;
  TLast    : in  std_logic
) ;

-- Derive AXI interface properties from interface signals
constant AXI_STREAM_DATA_WIDTH  : integer := TData'length ;
constant AXI_STREAM_PARAM_WIDTH : integer :=
  TID'length + TDest'length + TUser'length + 1 ;

-- Testbench Transaction Interface - Access via external names
signal TransRec : StreamRecType (
  DataToModel  (AXI_STREAM_DATA_WIDTH-1 downto 0),
  DataFromModel (AXI_STREAM_DATA_WIDTH-1 downto 0),
  ParamToModel  (AXI_STREAM_PARAM_WIDTH-1 downto 0),
  ParamFromModel (AXI_STREAM_PARAM_WIDTH-1 downto 0)
) ;

-- Use MODEL_ID_NAME Generic if set, otherwise,
-- use model instance label (preferred if set as entityname_1)
constant MODEL_INSTANCE_NAME : string :=
  IfElse(MODEL_ID_NAME'length > 0, MODEL_ID_NAME,
    to_lower(PathTail(AxiStreamReceiverVti'PATH_NAME))) ;

constant MODEL_NAME : string := "AxiStreamReceiverVti" ;
end entity AxiStreamReceiverVti ;

```

Figure 19. AxiStreamReceiverVti

5.6 AxiStream Transmitter and Receiver Generics

AxiStreamTransmitterVti and AxiStreamReceiverVti both have a similar set of generics. The MODEL_ID_NAME optionally specifies the model AlertLogID name. If the MODEL_ID_NAME is not specified, the component instance label will be used (preferred method).

INIT_ID, INIT_DEST, INIT_USER, and INIT_LAST set the internal default values for TID, TDest, TUser, and TLast. In AxiStreamTransmitter, these are default driving values. In AxiStreamReceiver, these are default values for checking. Note that when INIT_ID, INIT_DEST, and INIT_USER are specified, they must be the same size as their corresponding interface signals.

The remaining generics specify timing. Tperiod_Clk specifies the clock frequency. Tpd_Clk_* specifies the delay for each interface output. See the file AxiStreamTransmitter.vhd and AxiStreamReceiver.vhd for the details of the generics.

6. Writing Tests Using the AxiStream VC

Tests are written by calling transactions in an architecture of TestCtrl (the test sequencer). Each separate test is a separate architecture of TestCtrl. Each test generates a sequence of waveforms that verify a particular aspect of the design. Hence, an entire test is visible in a single file, improving readability.

The TestCtrl architecture consists of a control process plus one process per independent interface, see Figure 20. The control process is used for test initialization and finalization. Each test process creates interface waveform sequences by calling the transaction procedures (Send, SendBurst, Get, GetBurst, Check, CheckBurst ...). This test architecture is based on the test TbStream_SendGet1.vhd in the directory OsvvmLibraries/AXI4/AxiStream/testbench.

For more details on writing tests, see the OSVVM Test Writers User Guide. For examples of using specific Stream transactions, see the Stream Model Independent Transactions User Guide.

```
architecture SendGet1 of TestCtrl is
    . . .
begin
    ControlProc : process
    begin
        . . .
        WaitForBarrier(TestDone, 35 ms) ;
        EndOfTestReports ;
        std.env.stop(GetAlertCount) ;
    end process ;

    TransmitterProc : process
    begin
        WaitForClock(StreamTxRec, 2) ;
        Send(StreamTxRec, X"0000_0010") ;
        Send(StreamTxRec, X"0000_0011") ;
        . . .
        WaitForBarrier(TestDone) ;
    end process TransmitterProc ;

    ReceiverProc : process
        variable RxD : std_logic_vector(31 downto 0) ;
    begin
        WaitForClock(StreamRxRec, 2) ;
        Get(StreamRxRec, RxD) ;
        AffirmIfEqual(TBID, RxD, X"0000_0010") ;
        Check(StreamRxRec, X"0000_0011") ;
        WaitForBarrier(TestDone) ;
    end process ReceiverProc ;
end SendGet1 ;
```

Figure 20. TestCtrl Architecture

7. AxiStream VC Transactions

7.1 AxiStream Supported Stream Independent Transactions

The AxiStream VC implements the OSVVM Stream Model Independent Transactions. The following is a summary of the supported transactions. See [Stream_Model_Independent_Transactions_user_guide.pdf](#) in the documentation repository for details.

7.1.1 Transmitter Transactions

A summary of the transmitter transactions implemented by AxiStreamTransmitter and AxiStreamTransmitterVti VC are shown in the following tables. For details of the transactions, parameter types, and examples, see the Stream Model Independent Transactions User Guide.

7.1.1.1 Blocking Transmitter Transactions

Send(TransactionRec, Data, [Param], [MsgOn])			
SendBurst(TransactionRec, NumFifoWords, [Param], [MsgOn])			
SendBurstVector	(TransactionRec, VectorOfWords,	[Param], [MsgOn])	
SendBurstIncrement	(TransactionRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
SendBurstRandom	(TransactionRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
SendBurstRandom	(TransactionRec, CoverID, NumFifoWords,	[Param], [MsgOn])	

7.1.1.2 Nonblocking Transmitter Transactions

SendAsync(TransactionRec, Data, [Param], [MsgOn])			
SendBurstAsync(TransactionRec, NumFifoWords, [Param], [MsgOn])			
SendBurstVectorAsync	(TransactionRec, VectorOfWords,	[Param], [MsgOn])	
SendBurstIncrementAsync	(TransactionRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
SendBurstRandomAsync	(TransactionRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
SendBurstRandomAsync	(TransactionRec, CoverID, NumFifoWords,	[Param], [MsgOn])	

7.1.1.3 Parameters: TRec, MsgOn, Param and NumFifoWords

The parameter TRec is an abbreviation for the TransactionRec parameter. The parameter MsgOn is an abbreviation for the StatusMsgOn parameter.

Here the Param (input) parameter specifies the values ID & Dest & User & Last (in that order). If less than ID'length + Dest'length + User'length + 1 values are specified, the left-most values will be filled with a '-'. As an input, a value of '-' indicates the corresponding field is not specified and will use the default value DEFAULT_ID, DEFAULT_DEST, DEFAULT_USER, and DEFAULT_LAST (see AxiStream Parameters). For SendBurst and SendBurstAsync when the BurstMode is STREAM_BURST_WORD_PARAM_MODE the value in the BurstFifo specifies (Data & User).

NumFifoWords (input) specifies the number of words in the BurstFifo. Note that when in the mode, STREAM_BURST_BYTE_MODE, this will be the number of bytes in the transfer, otherwise it is the number of words in the transfer.

Currently the AxiStreamTransmitter does not use the optional StatusMsgOn (boolean input) parameter.

7.1.2 Receiver Transactions

A summary of the receiver transactions implemented by AxiStreamReceiver and AxiStreamReceiverVti VC are shown in the following tables. For details of the transactions, types, and examples, see the Stream Model Independent Transactions User Guide.

7.1.2.1 Blocking Receiver Transactions

Get(TRec, Data, [Param], [MsgOn])			
GetBurst(TRec, NumFifoWords, [Param], [MsgOn])			
Check(TRec, Data, [Param], [MsgOn])			
CheckBurst(TRec, NumFifoWords, [Param], [MsgOn])			
CheckBurstVector	(TRec, VectorOfWords,	[Param], [MsgOn])	
CheckBurstIncrement	(TRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
CheckBurstRandom	(TRec, FirstWord, NumFifoWords,	[Param], [MsgOn])	
CheckBurstRandom	(TRec, CoverID, NumFifoWords,	[Param], [MsgOn])	

7.1.2.2 Nonblocking Receiver Transactions

TryGet(TRec, Data, [Param], Available, [MsgOn])			
TryGetBurst(TRec, NumFifoWords, [Param], Available, [MsgOn])			
TryCheck(TRec, Data, [Param], Available, [MsgOn])			
TryCheckBurst(TRec, NumFifoWords, [Param], Available[,MsgOn])			
TryCheckBurstVector	(TRec, VectorOfWords,	[Param], Available, [MsgOn])	
TryCheckBurstIncrement	(TRec, FirstWord, NumFifoWords,	[Param], Available, [MsgOn])	
TryCheckBurstRandom	(TRec, FirstWord, NumFifoWords,	[Param], Available, [MsgOn])	
TryCheckBurstRandom	(TRec, CoverID, NumFifoWords,	[Param], Available, [MsgOn])	

7.1.2.3 Parameters: TRec, MsgOn, Param and NumFifoWords

The parameter TRec is an abbreviation for the TransactionRec parameter. The parameter MsgOn is an abbreviation for the StatusMsgOn parameter.

Here the Param parameter specifies the values ID & Dest & User & Last (in that order). For Get, TryGet, GetBurst, TryGetBurst the Param parameter returns the values that were received by TID, TDest, TUser, and TLast.

For Check, TryCheck, CheckBurst and TryCheckBurst, Param parameter is an input. If less than ID'length + Dest'length + User'length + 1 values are specified, the left-most values will be filled with a '-'. As an input, a value of '-' indicates the corresponding field is not specified and will use the default value DEFAULT_ID, DEFAULT_DEST, DEFAULT_USER, and DEFAULT_LAST (see AxiStream Parameters). For CheckBurst or TryCheckBurst when the BurstMode is STREAM_BURST_WORD_PARAM_MODE the value in the BurstFifo specifies (Data & User).

For GetBurst and TryGetBurst, NumFifoWords is only used as an output. For CheckBurst and TryCheckBurst, NumFifoWords is an input.

Currently the AxiStreamReceiver does not use the optional StatusMsgOn (boolean input) parameter.

7.1.3 Interacting with the Burst FIFOs

The basic forms of SendBurst, SendBurstAsync, GetBurst, TryGetBurst, CheckBurst, and TryCheckBurst do not provide a means of interacting with the FIFO contents. The following FIFO fill and check patterns are implemented in FifoFillPkg_slv.vhd (in the osvvm_common library). Examples of their usage is in the Stream Model Independent Transaction User Guide.

7.1.3.1 Short Hand Names for the Burst FIFOs

To simplify access of the burst FIFO, the following aliases can be used.

```
-- Simplifying access to Burst FIFOs using aliases
alias TxBurstFifo : ScoreboardIdType is StreamTxRec.BurstFifo ;
alias RxBurstFifo : ScoreboardIdType is StreamRxRec.BurstFifo ;
```

7.1.3.2 Filling the Burst FIFO

These are intended to be used prior to calling SendBurst, SendBurstAsync, CheckBurst, or TryCheckBurst transactions to fill the FIFO with a set of values.

```
alias TxBurstFifo : ScoreboardIdType is StreamTxRec.BurstFifo ;
. . .
Push(TxBurstFifo, DataWord) ;
PushBurstVector (TxBurstFifo, VectorOfWords, FifoWidth)
PushBurstIncrement(TxBurstFifo, FirstWord, Count, FifoWidth)
PushBurstRandom (TxBurstFifo, FirstWord, Count, FifoWidth)
PushBurstRandom (TxBurstFifo, CoverID, Count, FifoWidth)
```

7.1.3.3 Checking the Burst FIFO

These are intended to be used after calling GetBurst or TryGetBurst to check the contents of the FIFO.

```
alias RxBurstFifo : ScoreboardIdType is StreamRxRec.BurstFifo ;
. . .
CheckExpected(RxBurstFifo, CheckWord) ;
CheckBurstVector (RxBurstFifo, VectorOfWords, FifoWidth)
CheckBurstIncrement(RxBurstFifo, FirstWord, Count, FifoWidth)
CheckBurstRandom (RxBurstFifo, FirstWord, Count, FifoWidth)
CheckBurstRandom (RxBurstFifo, CoverID, Count, FifoWidth)
```

7.1.3.4 Reading the Burst FIFO

These are intended to be used after calling GetBurst or TryGetBurst to manage the contents of the FIFO.

```
alias RxBurstFifo : ScoreboardIdType is StreamRxRec.BurstFifo ;
. . .
DataWord := Pop(RxBurstFifo) ;
PopBurstVector(RxBurstFifo, VectorOfWords, FifoWidth)
```


7.1.4 General Directives

<code>WaitForTransaction(TransactionRec)</code>
<code>WaitForClock(TransactionRec, NumberOfClocks)</code>
<code>GetTransactionCount(TransactionRec, Count)</code>
<code>GetAlertLogID(TransactionRec, AlertLogID)</code>
<code>GetErrorCount(TransactionRec, ErrorCount)</code>

7.1.5 BurstMode Control Directives

<code>SetBurstMode (TransactionRec, STREAM_BURST_WORD_MODE) ;</code>
<code>SetBurstMode (TransactionRec, STREAM_BURST_WORD_PARAM_MODE) ;</code>
<code>SetBurstMode (TransactionRec, STREAM_BURST_BYTE_MODE) ;</code>
<code>GetBurstMode (TransactionRec, OptVal)</code>

7.1.6 Stream Configuration Directives

<code>SetModelOptions(TransactionRec, Option, OptVal)</code>
<code>GetModelOptions(TransactionRec, Option, OptVal)</code>

Largely these are used indirectly through the `SetAxiStreamOptions` and `GetAxiStreamOptions` directives. See Configuring the AxiStream VC. For AxiStream, `OptVal` can have a type of boolean, integer, or `std_logic_vector`.

7.2 Configuring the AxiStream VC

The AxiStream Parameters configure the VC into a particular mode of operation or establish a default value for an interface object when it is not specified directly in the transaction.

7.2.1 SetAxiStreamOptions / GetAxiStreamOptions

Model options are set using `SetAxiStreamOptions` and retrieved using `GetAxiStreamOptions`. These are an abstraction layer wrapped around the `SetModelOptions` and `GetModelOptions`. This allows values from the enumerated type to be used, rather than using integer constant values. These are implemented in the package `AxiStreamOptionsPkg.vhd`.

<code>SetAxiStreamOptions(TransactionRec, Option, OptVal)</code>
<code>GetAxiStreamOptions(TransactionRec, Option, OptVal)</code>

`OptVal` can be of type integer, `std_logic_vector`, or boolean.

7.2.2 Options common to AxiStreamTransmitter and AxiStreamReceiver

DEFAULT_ID std_logic_vector	Default value for TID if not specified in a send or check. Initial value = INIT_ID (generic) if set, otherwise 0
DEFAULT_DEST std_logic_vector	Default value for TDest if not specified in a send or check. Initial value = INIT_DEST (generic) if set, otherwise 0.
DEFAULT_USER std_logic_vector	Default value for TUser if not specified in a send or check. Initial value = INIT_USER (generic) if set, otherwise 0
DEFAULT_LAST integer	Default value for TLast if not specified in a send or check. If value ≤ 1 , then TLast = $??(\text{DEFAULT_LAST}=1)$. If value > 1 , then TLast = $??(\text{NumOperations mod DEFAULT_LAST} = 0)$. Initial value = INIT_LAST (generic) which defaults to 0.

The following set defaults for TID, TDest, and TUser. Note that the std_logic_vector value must match the size of the corresponding interface object.

```
SetAxiStreamOptions(TransactionRec, DEFAULT_ID, X"01") ;
SetAxiStreamOptions(TransactionRec, DEFAULT_DEST, X"2") ;
SetAxiStreamOptions(TransactionRec, DEFAULT_USER, X"1") ;
```

The following set default so that it generates TLast once every 16 transfers.

```
SetAxiStreamOptions(TransactionRec, DEFAULT_LAST, 16) ;
```

7.2.3 Controlling Interface TValid and TReady Delays

Delays for TValid (AxiStreamTransmitter) and TReady (AxiStreamReceiver) can be a static value (a fixed delay) or randomized.

7.2.3.1 Static Delay: TValid Delay Cycles (AxiStreamTransmitter)

TRANSMIT_VALID_DELAY_CYCLES Integer. Initialized to 0	Specifies the number of cycles before a transaction starts once the AxiStreamTransmitter receives the transaction.
TRANSMIT_VALID_BURST_DELAY_CYCLES Integer. Initialized to 0	Specifies the number of cycles between each word during a burst cycle.
TRANSMIT_READY_TIME_OUT Integer. Initialized to integer'right	Generates FAILURE if TValid is asserted for more specified number of clocks without TReady. Disable by setting to Integer'right.

7.2.3.2 Random Delay: TValid Delay Cycles (AxiStreamTransmitter)

Random delays for TValid are controlled by a Delay Coverage Model. For more information on delay coverage models, see DelayCoveragePkg_user_guide.pdf.

To use random delays in the verification component, call SetUseRandomDelays. At this point the TValid delays will be randomized using the default coverage model.

```
SetUseRandomDelays(StreamTxRec, TRUE) ;
```

The coverage model can be retrieved using GetDelayCoverageID.

```
GetDelayCoverageID(StreamTxRec, DelayCoverageID) ;
```

The delay coverage model can be changed using SetDelayCoverageID.

```
SetDelayCoverageID(StreamRxRec, NewDelayCoverageID) ;
```

AxiStreamTransmitter sets the default delays to the following.

```
-- BurstLength - once per BurstLength, use BurstDelay, otherwise use BeatDelay
AddBins(BurstCov.BurstLengthCov, 80, GenBin(3,11,1)) ;    -- 80% Small Burst Length
AddBins(BurstCov.BurstLengthCov, 20, GenBin(109,131,1)) ; -- 20% Large Burst Length

-- BurstDelay - happens at BurstLength boundaries
AddBins(BurstCov.BurstDelayCov, 80, GenBin(2,8,1)) ;    -- 80% Small delay
AddBins(BurstCov.BurstDelayCov, 20, GenBin(108,156,1)) ; -- 20% Large delay

-- BeatDelay - happens between each transfer it not at a BurstLength boundary
-- These are all small
AddBins(BurstCov.BeatDelayCov, 85, GenBin(0)) ;          -- 85% 0 Delay
AddBins(BurstCov.BeatDelayCov, 10, GenBin(1)) ;          -- 10% 1 Delay
AddBins(BurstCov.BeatDelayCov, 5, GenBin(2)) ;           -- 5% 2 Delay
```

7.2.3.3 Static Delay: TReady Delay Cycles (AxiStreamReceiver)

RECEIVE_READY_BEFORE_VALID Boolean. Initialized to TRUE.	If TRUE generate TReady even if TValid is not asserted.
RECEIVE_READY_DELAY_CYCLES Integer. Initialized to 0.	Number of clock cycles to delay assertion of TReady. If READY_BEFORE_VALID is TRUE, then number of clocks from previous cycle ending. If READY_BEFORE_VALID is FALSE, then the number of clocks after RValid.

DROP_UNDRIVEN Boolean. Initialized to FALSE.	If TRUE, then undriven values in a burst stream are not copied to a BYTE wide burst FIFO. Has no impact if the BurstFifo is word oriented (default).
RECEIVE_READY_WAIT_FOR_GET	If TRUE, do not drive ready until a Get, GetBurst, TryGet, or TryGetBurst is called.

When RECEIVE_READY_BEFORE_VALID is TRUE, then RECEIVE_READY_DELAY_CYCLES is a relative to when the last transfer completed. Figure 21 shows RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE_READY_BEFORE_VALID is TRUE.




Figure 21. RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE_READY_BEFORE_VALID is TRUE

When RECEIVE_READY_BEFORE_VALID is FALSE, then RECEIVE_READY_DELAY_CYCLES is a relative to when TValid is asserted. Figure 22 shows RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE_READY_BEFORE_VALID is FALSE.




Figure 22. RECEIVE_READY_DELAY_CYCLES = 2 when RECEIVE_READY_BEFORE_VALID is FALSE

7.2.3.4 Random Delay: TReady Delay Cycles (AxiStreamReceiver)

Random delays for TReady and random settings for RECEIVE_READY_BEFORE_VALID are controlled by a Delay Coverage Model. For more information on delay coverage models, see DelayCoveragePkg_user_guide.pdf.

To use random delays in the verification component, call SetUseRandomDelays. At this point TReady delays and RECEIVE_READY_BEFORE_VALID settings will be randomized.

```
SetUseRandomDelays(StreamRxRec, TRUE) ;
```

The coverage model can be retrieved using GetDelayCoverageID.

```
GetDelayCoverageID(StreamRxRec, DelayCoverageID) ;
```

The delay coverage model can be changed using SetDelayCoverageID.

```
SetDelayCoverageID(StreamRxRec, NewDelayCoverageID) ;
```

AxiStreamReceiver sets the default delays to the following.

```
-- BurstLength - once per BurstLength, use BurstDelay, otherwise use BeatDelay
AddBins(BurstCov.BurstLengthCov, 80, GenBin(3,11,1)) ; -- 80% Small Burst Length
AddBins(BurstCov.BurstLengthCov, 20, GenBin(109,131,1)) ; -- 20% Large Burst Length

-- BurstDelay - happens at BurstLength boundaries
-- 65% Ready Before Valid, small delay
AddCross(BurstCov.BurstDelayCov, 65, GenBin(0), GenBin(2,8,1)) ;
-- 10% Ready Before Valid, large delay
AddCross(BurstCov.BurstDelayCov, 10, GenBin(0), GenBin(108,156,1)) ;
-- 15% Ready After Valid, small delay
AddCross(BurstCov.BurstDelayCov, 15, GenBin(1), GenBin(2,8,1)) ;
-- 10% Ready After Valid, large delay
AddCross(BurstCov.BurstDelayCov, 10, GenBin(1), GenBin(108,156,1)) ;

-- BeatDelay - happens between each transfer it not at a BurstLength boundary
-- 85% Ready Before Valid, no delay
AddCross(BurstCov.BeatDelayCov, 85, GenBin(0), GenBin(0)) ;
-- 5% Ready Before Valid, 1 cycle delay
AddCross(BurstCov.BeatDelayCov, 5, GenBin(0), GenBin(1)) ;
-- 5% Ready After Valid, no delay
AddCross(BurstCov.BeatDelayCov, 5, GenBin(1), GenBin(0)) ;
-- 5% Ready After Valid, 1 cycle delay
AddCross(BurstCov.BeatDelayCov, 5, GenBin(1), GenBin(1)) ;
```

7.3 Setting and Checking TKeep and TStrb

On the AxiStream interface, a TStrb value that corresponds to a data value of '1' indicates the value contains valid data. A value of '0' indicates it is a filler value. A TKeep value of '1' indicates the value is either valid data or a filler value that may not be dropped. A value of '0' indicates the value may be dropped by the interface.

Rather than supplying this sort of information as a value in the transaction call, the OSVVM AxiStreamTransmitter VC uses a data value of X"UU" to indicate the data byte is to have TStrb = '0' and TKeep = '0' and a data value of X"WW" to indicate the data byte is to have TStrb = '0' and TKeep = '1'. This applies to values supplied either via the Send transaction or via the BurstFifo for a SendBurst transaction.

Similarly, in the AxiStreamReceiver VC, when TKeep = '0', then the corresponding data byte will be X"UU" and if TKeep = '1' and TStrb = '0', then the corresponding data byte will be X"WW". If the transaction is a GetBurst, and the BurstFIFO is configured to receive bytes, and the DropUndriven VC parameter is TRUE, and the received byte is X"UU", then it will be dropped (ie not put into the BurstFIFO).

8. About the OSVVM AxiStream VCs

The OSVVM AxiStream VCs were developed and are maintained by Jim Lewis of SynthWorks VHDL Training. They evolved from methodology and packages developed for SynthWorks' VHDL Testbenches and verification class. They are part of the Open Source VHDL Verification Methodology (OSVVM) verification component library, which brings leading edge verification techniques to the VHDL community.

Please support OSVVM by purchasing your VHDL training from SynthWorks.

9. About the Author - Jim Lewis

Jim Lewis, the founder of SynthWorks, has thirty plus years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr Lewis has done ASIC and FPGA design, custom model development, and consulting.

Mr. Lewis is chair of the IEEE 1076 VHDL Working Group (VASG) and is the primary developer of the Open Source VHDL Verification Methodology (OSVVM.org) packages. Neither of these activities generate revenue. Please support our volunteer efforts by buying your VHDL training from SynthWorks.

If you find bugs these packages or would like to request enhancements, you can reach me at jim@synthworks.com.

10. References

[1] Jim Lewis, VHDL Testbenches and Verification, student manual for SynthWorks' class.