Stream Model Independent Transaction User Guide

User Guide for Release 2020.10

Ву

Jim Lewis

SynthWorks VHDL Training

Jim@SynthWorks.com

http://www.SynthWorks.com

Table of Contents

1		Overview	3
2		Stream Transaction Interface (StreamRecType)	3
3		Usage of the Transaction Interface (StreamRecType)	4
4		Types of Transactions	4
5		Directive Transactions	5
6		Burst FIFOs and Burst Mode Controls	6
7		Set and Get Model Options	7
8		Transmitter Transactions	8
	8.1	Send	8
	8.2	SendAsync	9
	8.3	SendBurst	9
	8.4	SendBurstAsync	.10
9		Receiver Transactions	.10
	9.1	Get	.10
	9.2	TryGet	.11
	9.3	GetBurst	.11
	9.4	TryGetBurst	.12
	9.5	Check	.12
	9.6	TryCheck	.13
	9.7	CheckBurst	.13
	9.8	TryCheckBurst	.14
10		Verification Component Support Functions	.14
11		Burst FIFOs Initiator	.15
	11.1	Creating Burst FIFOs in a Verification Component	.15
	11.2	Accessing Burst FIFOs from the Test Sequencer	.15
	11.3	Filling the Burst FIFO from the Test Sequencer	.15
	11.4	Reading and/or Checking the Read Burst in the Test Sequencer	.16
	11.5	Packing and Unpacking the FIFO	.17
	11.6	Examples	.18
		11.6.1 Sending Bursts via the Transmitter	.18
		11.6.2 Getting Bursts via the Receiver	.19
		11.6.3 Checking Bursts in the Receiver	.19
12		About the OSVVM Model Independent Transactions	.20
13		About the Author - Jim Lewis	.20
14		References	.20

1 Overview

The Stream Model Independent Transaction package (StreamTransactionPkg.vhd) defines a record for communication and transaction initiation procedures that are suitable for Stream Interfaces.

All verification components (VCs) that use this interface, support a common set of transactions (or API) that are defined in StreamTransactionPkg.vhd. Hence, a user who understand the transactions for one verification component will also understand the transactions of another verification component that also uses the same package. This makes the job of a verification engineer easier.

The main difference between verification components that support this package is the configuration of verification component interface specific features - such as error injection for a UART or configuration of TID, TDest, TUSer, and TLast for AxiStream.

Having a shared set of transactions improves test case reuse between different verification components – a case where reuse is rarely possible with other verification methodologies.

2 Stream Transaction Interface (StreamRecType)

The Stream Transaction Interface, StreamRecType shown in Figure 1, defines the transaction interface between the test sequencer and the verification component. As such, it is the primary channel for information exchange between the two.

```
type StreamRecType is record
  -- Handshaking controls
      Used by RequestTransaction in the Transaction Procedures
      Used by WaitForTransaction in the Verification Component
      RequestTransaction and WaitForTransaction are in osvvm.TbUtilPkg
                 : bit max ;
 Rdy
 Ack
                 : bit max ;
  -- Transaction Type
 Operation
                : StreamOperationType ;
  -- Data and Transaction Parameter to and from verification component
 DataToModel : std_logic_vector_max_c ;
 ParamToModel
                : std logic vector max c ;
 DataFromModel : std logic vector max c ;
 ParamFromModel : std logic vector max c ;
  -- Verification Component Options Parameters - used by SetModelOptions
  IntToModel
                : integer max ;
 BoolToModel
                : boolean max ;
  IntFromModel : integer max ;
 BoolFromModel : boolean_max ;
 TimeToModel : time_max ;
  TimeFromModel : time max ;
  -- Verification Component Options Type
 Options
                 : integer max ;
end record StreamRecType ;
```

Figure 1. StreamRecType

The record element types, bit_max, std_logic_vector_max_c, integer_max, time_max, and boolean_max, are defined in the OSVVM package ResolutionPkg. These types allow the record to support multiple drivers and use resolution functions based on function maximum (return largest value).

3 Usage of the Transaction Interface (StreamRecType)

The data and parameter fields of the StreamRecType are unconstrained. Unconstrained objects may be used on component/entity interfaces. The record fields need to be sized by the record signal that is mapped as the actual in the test harness of the testbench. Figure 2 shows the declaration StreamTxRec (which connects the AxiStreamTransmitter to TestCtrl) and StreamRxRec (which connects the AxiStreamReceiver to TestCtrl).

```
constant AXI_PARAM_WIDTH : integer :=
    TID'length + TDest'length + TUser'length + 1;

signal StreamTxRec, StreamRxRec : StreamRecType(
    DataToModel (AXI_DATA_WIDTH-1 downto 0),
    ParamToModel (AXI_PARAM_WIDTH-1 downto 0),
    DataFromModel (AXI_DATA_WIDTH-1 downto 0),
    ParamFromModel(AXI_PARAM_WIDTH-1 downto 0)
);
```

Figure 2. StreamRecType

4 Types of Transactions

A transaction may be either a directive or an interface transaction.

Directive transactions interact with the verification component without generating any transactions or interface waveforms. Examples of these are WaitForClock and GetAlertLogID.

An interface transaction results in interface signaling to the DUT. An interface transaction may be either blocking (such as Send or Get) or non-blocking (such as SendAsync and TryGet).

A blocking transaction is an interface transaction that does not does not return (complete) until the interface operation requested by the transaction has completed.

An asynchronous transaction is nonblocking interface transaction that returns before the transaction has completed - typically immediately and before the transaction has started. An asynchronous transaction has "Async" as part of its name.

A Try transaction is nonblocking interface transaction that checks to see if transaction information is available, such as read data, and if it is returns it. A Try transaction has "Try" as part of its name.

5 Directive Transactions

Directive transactions interact with the verification component without generating any transactions or interface waveforms. These transactions are supported by all verification components.

```
procedure WaitForTransaction (
-- Wait until pending (transmit) or next (receive) transaction(s) complete
_____
       TransactionRec : inout StreamRecType
) ;
______
procedure WaitForClock (
-- Wait for NumberOfClocks number of clocks
-- relative to the verification component clock
______
       TransactionRec : inout StreamRecType ;
 constant WaitCycles : in natural := 1
) ;
______
procedure GetTransactionCount (
-- Get the number of transactions handled by the model.
______
 signal
      TransactionRec : inout StreamRecType ;
 variable TransactionCount : out integer
) ;
_____
procedure GetAlertLogID (
-- Get the AlertLogID from the verification component.
______
       TransactionRec : inout StreamRecType ;
 signal
 variable AlertLogID : out AlertLogIDType
) ;
______
procedure GetErrorCount (
-- Error reporting for testbenches that do not use OSVVM AlertLogPkg
-- Returns error count. If an error count /= 0, also print errors
______
       TransactionRec : inout StreamRecType ;
 variable ErrorCount : out natural
) ;
```

6 Burst FIFOs and Burst Mode Controls

The burst FIFOs hold bursts of data that is to be sent to or received from the interface. The burst FIFO can be configured in the modes defined for StreamFifoBurstModeType. Currently these modes defined as a subtype of integer, shown below. The intention is to facilitate model specific extensions without the need to define separate transactions.

```
subtype StreamFifoBurstModeType is integer ;
-- Word mode indicates the burst FIFO contains interface words.
-- The size of the word may either be interface specific (such as
-- a UART which supports up to 8 bits) or be interface instance specific
-- (such as AxiStream which supports interfaces sizes of 1, 2, 4, 8,
-- 16, ... bytes)
constant STREAM BURST WORD MODE : StreamFifoBurstModeType := 0 ;
-- Word + Param mode indicates the burst FIFO contains interface
-- words plus a parameter.
                            The size of the parameter is also either
-- interface specific (such as the OSVVM UART, which uses 3 bits -
-- one bit for each of parity, stop, and break error injection) or
-- interface instance specific (such as AxiStream which uses the Param
-- field to hold TUser). AxiStream TUser may be different size for
-- different applications.
constant STREAM BURST WORD PARAM MODE : StreamFifoBurstModeType := 1 ;
-- Byte mode is experimental and may be removed in a future revision.
-- Byte mode indicates that the burst FIFO contains bytes.
-- The verification component assembles interface words from the bytes.
-- This allows transfers to be conceptualized in an interface independent
-- manner.
constant STREAM BURST BYTE MODE : StreamFifoBurstModeType := 2 ;
```

SetBurstMode and GetBurstMode are directive transactions that configure the burst mode into one of the modes defined in for StreamFfifoBurstModeType.

```
procedure SetBurstMode (

signal TransRec : InOut StreamRecType ;
constant OptVal : In StreamFifoBurstModeType
);

procedure GetBurstMode (

signal TransRec : InOut StreamRecType ;
variable OptVal : Out StreamFifoBurstModeType
);
```

7 Set and Get Model Options

Model operations are directive transactions that are used to configure the verification component. They can either be used directly or with a model specific wrapper around them - see AXI VCs for an example.

```
procedure SetModelOptions (
_____
      TransactionRec : InOut StreamRecType ;
 signal
 constant Option : In integer ;
 constant OptVal : In boolean
) ;
______
procedure SetModelOptions (
______
      TransactionRec : InOut StreamRecType ;
 signal
 constant Option : In constant OptVal : In
                  integer ;
                   integer
) ;
______
procedure SetModelOptions (
_____
 signal
      TransactionRec : InOut StreamRecType ;
 constant Option : In integer ;
 constant OptVal
            : In std_logic_vector
) ;
_____
procedure SetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option
              : In
                  integer ;
 constant OptVal
              : In
                  time
) ;
______
procedure SetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option
           : In
                   integer
______
procedure GetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option : In
                   integer ;
```

```
variable OptVal
           : Out boolean
) ;
procedure GetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option
           : In integer ;
 variable OptVal : Out
                    integer
 ._____
procedure GetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option : In integer ;
variable OptVal : Out std_logic_vector
_____
procedure GetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option : In integer ;
 variable OptVal
               : Out time
_____
procedure GetModelOptions (
_____
 signal TransactionRec : InOut StreamRecType ;
 constant Option : In integer
) ;
```

8 Transmitter Transactions

8.1 Send

Blocking Send Transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for error injection.

```
procedure Send (

signal TransactionRec : inout StreamRecType ;
constant Data : in std_logic_vector ;
constant Param : in std_logic_vector ;
constant StatusMsgOn : in boolean := FALSE
) ;
```

```
procedure Send (
    signal TransactionRec : inout StreamRecType ;
    constant Data : in std_logic_vector ;
    constant StatusMsgOn : in boolean := FALSE
) ;
```

8.2 SendAsync

SendAsync is an asynchronous / non-blocking send transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for error injection.

```
______
procedure SendAsync (
_____
 signal TransactionRec : inout StreamRecType ;
 constant Data
               : in std_logic_vector ;
 constant Param
               : in std logic vector ;
 constant StatusMsgOn : in boolean := FALSE
_____
procedure SendAsync (
______
 signal
      TransactionRec : inout StreamRecType ;
 constant Data : in std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

8.3 SendBurst

SendBurst is a blocking send burst transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for error injection.

```
______
procedure SendBurst (
-----
       TransactionRec : inout StreamRecType ;
 signal
 constant NumFifoWords : In integer ;
 constant Param
               : in std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE );
_____
procedure SendBurst (
______
       TransactionRec : inout StreamRecType ;
 signal
 constant NumFifoWords : In integer ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

8.4 SendBurstAsync

SendBurstAsync is an asynchronous / non-blocking send burst transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for error injection.

```
______
procedure SendBurstAsync (
______
 signal
       TransactionRec : inout StreamRecType ;
 constant NumFifoWords : In integer ;
 constant Param
                : in std logic vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
______
procedure SendBurstAsync (
_____
 signal TransactionRec : inout StreamRecType ;
 constant NumFifoWords : In integer ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

9 Receiver Transactions

9.1 **Get**

Get is a blocking get transaction. Param, when present, is an extra parameter used by the verification component.

```
procedure Get (
_____
 signal TransactionRec : inout StreamRecType ;
 variable Data
                : out std logic vector ;
 variable Param
                 : out std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
______
procedure Get (
_____
       TransactionRec : inout StreamRecType ;
 signal
 variable Data : out std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

9.2 TryGet

TryGet is a non-blocking try get transaction. If Data is available, get it and return available TRUE, otherwise Return Available FALSE. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for received error status.

```
_____
procedure TryGet (
______
      TransactionRec : inout StreamRecType ;
 variable Data
                 : out std logic vector ;
 variable Available : out boolean ;
 constant StatusMsqOn
                 : in boolean := FALSE
) ;
  ______
procedure TryGet (
_____
 signal TransactionRec : inout StreamRecType ;
 variable Data
                 : out std logic vector ;
 variable Param
                 : out std_logic_vector ;
 variable Available : out boolean ;
constant StatusMsgOn : in boolean := FALSE
) ;
```

9.3 GetBurst

GetBurst is a blocking get burst transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for checking error injection.

```
______
procedure GetBurst (
-----
 signal
       TransactionRec : inout StreamRecType ;
 variable NumFifoWords : inout integer ;
 constant StatusMsgOn : in boolean := FALSE
) ;
______
procedure GetBurst (
_____
       TransactionRec : inout StreamRecType ;
 signal
 variable NumFifoWords : inout integer ;
 variable Param : out std_logic_vector
constant StatusMsgOn : in boolean := FALSE
                 : out std_logic_vector ;
) ;
```

9.4 TryGetBurst

TryGetBurst is a non-blocking try get burst transaction. If Data is available, get it and return available TRUE, otherwise Return Available FALSE. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for received error status.

```
_____
procedure TryGetBurst (
______
        TransactionRec : inout StreamRecType ;
 variable NumFifoWords : inout integer ;
 variable Available
                   : out boolean ;
 constant StatusMsqOn
                   : in boolean := FALSE
) ;
procedure TryGetBurst (
_____
 signal TransactionRec : inout StreamRecType ;
 variable NumFifoWords : inout integer ;
 variable Param
                   : out std logic_vector ;
 variable Available : out boolean ;
constant StatusMsgOn : in boolean := FALSE
) ;
```

9.5 Check

Check is a blocking check transaction. Data is the expected value to be received. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for received error status.

```
_____
procedure Check (
______
 signal TransactionRec : inout StreamRecType ;
 constant Data
               : in std logic vector ;
 constant Param
               : in std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE
______
procedure Check (
______
      TransactionRec : inout StreamRecType ;
 signal
 constant Data
           : in std_logic_vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

9.6 TryCheck

TryCheck is a non-blocking try check transaction If Data is available, check it and return available TRUE, otherwise Return Available FALSE. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for received error status.

```
_____
procedure TryCheck (
______
 signal
       TransactionRec : inout StreamRecType ;
 constant Data
                 : in std logic vector ;
 constant Param
                 : in std logic vector ;
 variable Available : out boolean ;
 constant StatusMsgOn : in boolean := FALSE
______
procedure TryCheck (
______
       TransactionRec : inout StreamRecType ;
 signal
 constant Data
             : in std_logic_vector ;
 variable Available : out boolean ;
constant StatusMsgOn : in boolean := FALSE
) ;
```

9.7 CheckBurst

CheckBurst is a blocking check burst transaction. Param, when present, is an extra parameter used by the verification component. The UART verification component uses Param for checking error injection.

```
______
procedure CheckBurst (
_____
       TransactionRec : inout StreamRecType ;
 constant NumFifoWords : In integer ;
 constant Param
                 : in std logic vector ;
 constant StatusMsgOn : in boolean := FALSE
) ;
procedure CheckBurst (
_____
       TransactionRec : inout StreamRecType ;
 signal
 constant NumFifoWords : In integer ;
 constant StatusMsgOn : in boolean := FALSE
) ;
```

9.8 TryCheckBurst

TryCheckBurst is a non-blocking try check burst transaction. Param, when present, is an extra parameter used by the verification component. If BURST Data is available, check it and return available TRUE, otherwise Return Available FALSE. The UART verification component uses Param for checking error injection.

```
______
procedure TryCheckBurst (
_____
 signal
       TransactionRec : inout StreamRecType ;
 constant NumFifoWords : In
                      integer ;
 constant Param
                : in std logic vector ;
 variable Available : out boolean ;
 constant StatusMsgOn : in boolean := FALSE
) ;
 -----
procedure TryCheckBurst (
______
 signal
      TransactionRec : inout StreamRecType ;
 constant NumFifoWords : In integer ;
 variable Available : out boolean ;
 constant StatusMsgOn
                : in boolean := FALSE
) ;
```

10 Verification Component Support Functions

Verification component support functions help decode the operation value (StreamOperationType) to determine properties about the operation.

11 Burst FIFOs Initiator

11.1 Creating Burst FIFOs in a Verification Component

OSVVM verification components implement the burst FIFO (BurstFifo) using the FIFO that is part of the OSVVM generic scoreboard package. This allows Receiver VCs to also use the BurstFifo as a scoreboard for CheckBurst and TryCheckBurst transactions. The FIFO is std_logic_vector based and uses the OSVVM library ScoreboardGenericPkg instance defined in ScoreboardPkg_slv.vhd (directory OsvvmLibraries/osvvm). Figure 3 shows the declaration of a BurstFifo.

```
shared variable BurstFifo : osvvm.ScoreboardPkg_slv.ScoreboardPType ;
```

Figure 3. BurstFifo Declaration

11.2 Accessing Burst FIFOs from the Test Sequencer

In the test sequencer, the burst FIFO is made visible using an external name as shown in Figure 4. A good place to do this is in the entity declarative region. For details see, TestCtrl_e.vhd in the directory OsvvmLibraries/AXI4/AxiStream/testbench.

Figure 4. Making the BurstFifos visible in the test sequencer (TestCtrl)

11.3 Filling the Burst FIFO from the Test Sequencer

In the test sequencer, to send a burst to the transmitter or check a burst in the transmitter, the following procedures from FifoFillPkg_slv.vhd (in osvvm_common library) may be used.

```
procedure PushBurst (
-- Push each value in the VectorOfWords parameter into the FIFO.
-- Only FifoWidth bits of each value will be pushed.
_____
 variable Fifo
                     : inout ScoreboardPType ;
 constant VectorOfWords : in integer_vector ;
 constant FifoWidth : in integer := 8
) ;
procedure PushBurstIncrement (
-- Push Count number of values into FIFO. The first value
-- pushed will be FirstWord and following values are one greater
-- than the previous one.
-- Only FifoWidth bits of each value will be pushed.
_____
 variable Fifo
                 : inout ScoreboardPType ;
 constant FirstWord : in     integer ;
```

11.4 Reading and/or Checking the Read Burst in the Test Sequencer

The following PopBurst and CheckBurst are used in the test sequencer to verify received burst values.

```
_____
procedure PopBurst (
-- Pop values from the FIFO into the VectorOfWords parameter.
-- Each value popped will be FifoWidth bits wide.
_____
 variable Fifo
             : inout ScoreboardPType ;
 variable VectorOfWords : out integer_vector ;
 constant FifoWidth : in integer := 8
) ;
  -----
procedure CheckBurst (
-- Pop values from the FIFO and check them against each value
-- in the VectorOfWords parameter.
-- Each value popped will be FifoWidth bits wide.
_____
 variable Fifo
             : inout ScoreboardPType ;
 constant VectorOfWords : in integer_vector ;
 constant FifoWidth : in integer := 8
) ;
______
procedure CheckBurstIncrement (
-- Pop values from the FIFO and check them against values determined
-- by an incrementing pattern. The first check value will be FirstWord
-- and the following check values are one greater than the previous one.
-- Each value popped will be FifoWidth bits wide.
______
 variable Fifo : inout ScoreboardPType ;
```

```
constant FirstWord : in         integer ;
 constant Count : in integer ;
 constant FifoWidth : in     integer := 8
) ;
_____
procedure CheckBurstRandom (
-- Pop values from the FIFO and check them against values determined
-- by a random pattern. The first check value will be FirstWord and the
-- following check values are randomly generated using the first
-- value as the randomization seed.
-- Each value popped will be FifoWidth bits wide.
-----
 variable Fifo
                : inout ScoreboardPType ;
 constant FirstWord : in     integer ;
 constant Count : in integer ;
 constant FifoWidth : in     integer := 8
) ;
```

11.5 Packing and Unpacking the FIFO

The burst FIFOs can be configured to be either byte width or match the verification component interface width. The following procedures (from FifoFillPkg_slv.vhd) are used to transform byte width data in the burst FIFO to/from the verification component interface width.

```
______
procedure PopWord (
-- Pop bytes from BurstFifo and form a word
-- Current implementation for now assumes it is assembling bytes.
_____
 variable Fifo
                     : inout ScoreboardPType ;
 variable Valid
                     : out boolean ;
 variable Data
                     : out std_logic_vector ;
 variable BytesToSend : inout integer ;
constant ByteAddress : in natural := 0
) ;
  _____
procedure PushWord (
-- Push a word into the byte oriented BurstFifo
-- Current implementation for now assumes it is assembling bytes.
_____
 variable Fifo
                      : inout ScoreboardPType ;
 variable Data
                     : in std_logic_vector ;
 constant DropUndriven : in boolean := FALSE ;
constant ByteAddress : in natural := 0
) ;
```

```
procedure CheckWord (
-- Check a word using the byte oriented BurstFifo
-- Current implementation for now assumes it is assembling bytes.
--

variable Fifo : inout ScoreboardPType ;
variable Data : in std_logic_vector ;
constant DropUndriven : in boolean := FALSE ;
constant ByteAddress : in natural := 0
) ;
```

11.6 Examples

The test, TbStream_SendGetBurst1.vhd, interacts with an AxiStreamTransmitter and AxiStreamReceiver.

11.6.1 Sending Bursts via the Transmitter

The following are transactions initiated by the AxiStreamTransmitter verification component (see TbStream_SendGetBurst1.vhd). .

```
constant DATA_WIDTH : integer := 32 ;
. . . .

AxiTransmitterProc : process
begin
. . .
log("Transmit 32 Bytes -- word aligned") ;
PushBurstIncrement(TxBurstFifo, 3, 32, DATA_WIDTH) ;
SendBurst(StreamTransmitterTransRec, 32) ;

WaitForClock(StreamTransmitterTransRec, 4) ;

log("Transmit 30 Bytes -- unaligned") ;
PushBurst(TxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH) ;
PushBurst(TxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH) ;
SendBurst(StreamTransmitterTransRec, 30) ;

WaitForClock(StreamTransmitterTransRec, 4) ;

log("Transmit 34 Bytes -- unaligned") ;
PushBurstRandom(TxBurstFifo, 7, 34, DATA_WIDTH) ;
SendBurst(StreamTransmitterTransRec, 34) ;
```

11.6.2 Getting Bursts via the Receiver

The following are transactions initiated by the AxiStreamReceiver verification component (see TbStream_SendGetBurst1.vhd).

```
AxiReceiverProc : process
  variable NumBytes : integer ;
begin
  WaitForClock(StreamReceiverTransRec, 2) ;
      log("Transmit 32 Bytes -- word aligned") ;
  GetBurst (StreamReceiverTransRec, NumBytes) ;
  AffirmIfEqual (NumBytes, 32, "Receiver: NumBytes Received");
  CheckBurstIncrement(RxBurstFifo, 3, NumBytes, DATA WIDTH) ;
      log("Transmit 30 Bytes -- unaligned") ;
  GetBurst (StreamReceiverTransRec, NumBytes) ;
  AffirmIfEqual (NumBytes, 30, "Receiver: NumBytes Received");
  CheckBurst(RxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH);
  CheckBurst(RxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH);
      log("Transmit 34 Bytes -- unaligned") ;
  GetBurst (StreamReceiverTransRec, NumBytes) ;
  AffirmIfEqual(NumBytes, 34, "Receiver: NumBytes Received") ;
  CheckBurstRandom(RxBurstFifo, 7, NumBytes, DATA WIDTH) ;
```

11.6.3 Checking Bursts in the Receiver

The same bursts that were read in the receiver can also be checked in the receiver (see TbStream_SendCheckBurst1.vhd).

```
AxiReceiverProc : process
  variable NumBytes : integer ;
begin
  WaitForClock(StreamReceiverTransRec, 2) ;

-- log("Transmit 32 Bytes -- word aligned") ;
  PushBurstIncrement(RxBurstFifo, 3, 32, FIFO_WIDTH) ;
  CheckBurst(StreamReceiverTransRec, 32) ;

WaitForClock(StreamReceiverTransRec, 4) ;

-- log("Transmit 30 Bytes -- unaligned") ;
  PushBurst(RxBurstFifo, (1,3,5,7,9,11,13,15,17,19,21,23,25,27,29), WIDTH);
  PushBurst(RxBurstFifo, (31,33,35,37,39,41,43,45,47,49,1,3,5,7,9), WIDTH);
  CheckBurst(StreamReceiverTransRec, 30) ;

WaitForClock(StreamReceiverTransRec, 4) ;
```

```
-- log("Transmit 34 Bytes -- unaligned") ;
PushBurstRandom(RxBurstFifo, 7, 34, FIFO_WIDTH) ;
CheckBurst(StreamReceiverTransRec, 34) ;
```

12 About the OSVVM Model Independent Transactions

OSVVM Model Independent Transactions were developed and are maintained by Jim Lewis of SynthWorks VHDL Training. These evolved from methodology and packages developed for SynthWorks' VHDL Testbenches and verification class. They are part of the Open Source VHDL Verification Methodology (OSVVM) model library (osvvm_common), which brings leading edge verification techniques to the VHDL community.

Please support OSVVM by purchasing your VHDL training from SynthWorks.

13 About the Author - Jim Lewis

Jim Lewis, the founder of SynthWorks, has thirty plus years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr Lewis has done ASIC and FPGA design, custom model development, and consulting.

Mr. Lewis is chair of the IEEE 1076 VHDL Working Group (VASG) and is the primary developer of the Open Source VHDL Verification Methodology (OSVVM.org) packages. Neither of these activities generate revenue. Please support our volunteer efforts by buying your VHDL training from SynthWorks.

If you find bugs these packages or would like to request enhancements, you can reach me at jim@synthworks.com.

14 References

[1] Jim Lewis, VHDL Testbenches and Verification, student manual for SynthWorks' class.