



AutoSVA: Democratizing Formal Verification of RTL Module Interactions



PRINCETON
UNIVERSITY

*Marcelo Orenes-Vera, Aninda Manocha,
David Wentzlaff and Margaret Martonosi*



*Presented by: Marcelo Orenes-Vera
movera@princeton.edu*



- [illegible]


Image Credit: Texas Instruments



Verifying Module Interactions is Challenging

- Modern heterogeneous SoC design is complex and time-consuming

1. Multiple modules developed in different contexts
2. These modules interact with each other
3. System can hang if one module never replies



TI OMAP4 **Heterogeneous SoC**

Image Credit: Texas Instruments

- **SystemVerilog Assertions (SVA)** is a language to describe properties about a hardware module. These properties can be:
 - *Safety properties*: nothing bad will happen, e.g. mem request with invalid addr.
 - *Liveness properties*: something good will eventually happen, e.g. get a response
 - These can be *asserted* (check always), *covered* (observed at least once) or assumed


E.g.: `co_lsu_request_happens: cover property (lsu_load_sampled > 0);`
`// Assert that if a valid transaction then eventually is ack'ed or dropped`
`as_lsu_load_hsk_or_drop: assert property (lsu_req_val |->`
`s_eventually(!lsu_req_val || lsu_req_rdy));`



Verifying Module Interactions is Challenging

- Modern heterogeneous SoC design is complex and time-consuming

- Multiple modules developed in different contexts
- These modules
- System can have



Heterogeneous SoC
Texas Instruments

Hand-writing RTL properties in SVA is tedious and error-prone. However, properties are very important to check, as the forward progress of the system depends on all modules interacting as expected!

- SystemVerilog Assertions

```
co_lsu_request_happens: cover property (lsu_req_val == 1);  
// Assume that a transaction is stable until acknowledged  
Assume(Liveness) am_lsu_load_stability: assume property (lsu_req_val && !lsu_req_rdy | =>  
    $stable({lsu_req_stable}));  
Assume(Responsiveness) as_lsu_load_hsk_or_drop: assert property (lsu_req_val | ->  
    s_eventually(!lsu_req_val || lsu_req_rdy));
```



Need exhaustive testing of properties

- While properties can be checked during simulation-based verification, i.e. running tests, there is no confidence that the SVA properties hold outside the tested scenarios.
 - Very long traces on properties failing on system-level simulation
 - Often only safety properties supported, and not liveness.



Need exhaustive testing of properties

- While properties can be checked during simulation-based verification, i.e. running tests, there is no confidence that the SVA properties hold outside the tested scenarios.
 - Very long traces on properties failing on system-level simulation
 - Often only safety properties supported, and not liveness.
- Properties can be checked thoroughly using Formal Property Verification (FPV) tools, since they check every possible combination in the space state. *FPV is more suitable for verifying liveness properties and forward progress.* But...
 1. FPV has a **steep learning curve**
 2. FPV requires both **significant knowledge and engineering effort**
 - Need to write many properties and additional modeling code in Verilog

We need an automated method!



Need exhaustive testing of properties

- While properties can be checked during simulation-based verification, i.e. running tests, there is no confidence that the SVA properties hold outside the tested scenarios.
 - Very long traces on properties
 - Often only safety properties

Such methodology would allow hardware designers to verify the modules they are developing

- Properties can be checked by formal verification (FPV) tools, since they check every possible execution. FPV is more suitable for verifying liveness properties and forward progress. But...


1. FPV has a **steep learning curve**
2. FPV requires both **significant knowledge and engineering effort**
 - Need to write many properties and additional modeling code in Verilog

We need an automated method!




The AutoSVA Framework

- AutoSVA: a framework for automatic generation of FPV testbenches to verify *well-formed* transactions and *forward progress of RTL modules*
 - AutoSVA introduces a ***transaction* abstraction** that enables automated reasoning about liveness and safety properties of module interactions thus allowing hardware designers to efficiently formally verify their RTL by simply writing annotations at module interfaces





AutoSVA to Verify RTL Module Interactions



Load-Store Unit (LSU) Load interface

```
input  logic          lsu_valid_i,  
output logic          lsu_ready_o,  
input  fu_data_t      fu_data_i,  
  
output logic          load_valid_o,  
output logic [TRANS_ID_BITS-1:0] load_trans_id_o,  
output riscv::xlen_t  load_result_o,
```

Need to verify that RTL modules interact as expected!



AutoSVA Offers a Simple but Rich Language

- Transaction involves **two events** with an **implication relation**
 - e.g., request->response, or any action->effect
- Transactions are named and can have various **attributes**
 - e.g., *valid*, *ready*, *trans_id*, *data*, etc.
- Attributes can be defined **explicitly** in the RTL (by writing annotations, as shown in the example), or **implicitly** (no annotation, when signals match our name convention)

AutoSVA Explicit Annotations to the LSU Load interface

```
/*AUTOSVA
lsu_load: lsu_req -in> lsu_res
lsu_req_val = lsu_valid_i && fu_data_i.fu == LOAD
lsu_req_rdy = lsu_ready_o
[TRANS_ID_BITS-1:0] lsu_req_transid = fu_data_i.trans_id
[CTRL_BITS-1:0] lsu_req_stable = {fu_data_i.trans_id, fu_data_i.fu}
lsu_res_val = load_valid_o
[TRANS_ID_BITS-1:0] lsu_res_transid = load_trans_id_o
*/
```



AutoSVA Offers a Simple but Rich Language

- Transactions can be incoming and outgoing
 - **Incoming (in):** An external module sends a request to the *Design-Under-Test (DUT)*, so that AutoSVA properties will assert that there is an eventual effect or response, and that this follows certain conditions
 - **Outgoing (out):** The DUT sends a request to an external module. Since the behavior of this is outside the scope of the DUT, we assume that this transaction behaves as expected (based on the annotations)

AutoSVA Explicit Annotations to the LSU Load interface (incoming)

```
/*AUTOSVA
lsu_load: lsu_req -in> lsu_res
lsu_req_val = lsu_valid_i && fu_data_i.fu == LOAD
lsu_req_rdy = lsu_ready_o
[TRANS_ID_BITS-1:0] lsu_req_transid = fu_data_i.trans_id
[CTRL_BITS-1:0] lsu_req_stable = {fu_data_i.trans_id, fu_data_i.fu}
lsu_res_val = load_valid_o
[TRANS_ID_BITS-1:0] lsu_res_transid = load_trans_id_o
*/
```



Mapping Transactions to Properties

Attribute	Properties generated
<i>val*</i>	If <i>P</i> is valid, then eventually <i>Q</i> will be valid and for each <i>Q</i> valid, there is a <i>P</i> valid
<i>ack*</i>	If <i>P</i> is valid, eventually <i>P</i> is ack'ed or <i>P</i> is dropped (if its <i>stable</i> signal is not defined)
<i>stable</i>	If <i>P</i> is valid and not ack'ed, then it is <i>stable</i> next cycle
<i>active</i>	This signal is asserted while transaction is ongoing
<i>transid*</i>	Each <i>Q</i> will have the same transaction ID as <i>P</i>
<i>transid_unique</i>	There can only be 1 ongoing transaction per ID
<i>data*</i>	Each <i>Q</i> will have the same data as <i>P</i>


Fragment of the code and properties generated by AutoSVA

```
reg [TRANS_WIDTH-1:0] lsu_load_transid_sampled;
wire lsu_req_hsk = lsu_req_val && lsu_req_rdy;
wire lsu_load_set = lsu_req_hsk && lsu_req_transid == symb_lsu_transid;
wire lsu_load_response = lsu_res_val && lsu_res_transid == symb_lsu_transid
always_ff @(posedge clk_i or negedge rst_ni) begin
    if(!rst_ni) //counting transaction
        lsu_load_sampled <= '0;
    end else if (lsu_load_set || lsu_load_response)
        lsu_load_sampled <= lsu_load_sampled + lsu_load_set - lsu_load_response
end
// Assert that every request has response, and every response had a request
as_lsu_load_eventual_response: assert property (lsu_load_set |->
    s_eventually(lsu_load_response));
as_lsu_load_had_a_request: assert property (lsu_load_response |->
    lsu_load_set || lsu_load_sampled > 0);
```

AutoSVA generates both the necessary scaffolding code and design properties based on the attributes defined in the interface annotations




The AutoSVA Framework






The AutoSVA Framework






The AutoSVA Framework

< 1 second runtime to generate Formal Testbench





AutoSVA vs Common FPV methodology¹



1. Formal Verification: An Essential Toolkit for Modern VLSI Design. E. Seligman, T. Schubert, and A.K. Kumar




Evaluation Target: Open-Source Hardware

- We focus on modules of renown, open-source hardware projects:
 - OpenPiton Manycore framework
 - *L1.5 and NoC buffers*
 - Ariane RISC-V Core
 - *Load-Store Unit (LSU) and its submodules: Page Table Walker (PTW), Translation Lookaside Buffer (TLB) and Memory Management Unit (MMU)*
 - *L1-Instruction Cache*

OpenPiton Ariane  



AutoSVA Hierarchy strategy





1. Smaller modules should be verified first, and we move on to parent modules once their submodules have been verified, e.g. MMU once TLB and PTW are verified
2. The submodule properties might have involved an outgoing transaction to a module which is now included within the parent, e.g. TLB triggering Page table walks.

The switch between assumptions to assertion is also controlled by the AutoSVA tool parameters (see full paper)



Finding a ghost-response bug in the MMU



1. Writing AutoSVA annotations: **10 min**
2. AutoSVA properties generation: **0.7s**
3. Debugging time due to spurious CEXs: **30 min**
4. Trace length of Bug Hit: **5 cycles**
5. FPV tool runtime to generate trace: **0.2s**



MMU ghost response bug-fix

✓	Assert	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_itlb_iface_transid_data_integrity	I (10)	Infinite	0.2
✓	Assert	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_itlb_iface_transid_active	N (63)	Infinite	0.1
✓	Assert (live)	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_itlb_iface_transid_hsk_or_drop	I (15)	Infinite	2.4
✓	Assert (live)	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_itlb_iface_transid_eventual_response	I (16)	Infinite	1.8
✓	Assert	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_itlb_iface_transid_was_a_request	N (48)	Infinite	0.1
✓	Assert	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_dtlb_iface_transid_active	I (62)	Infinite	1.9
✓	Assert (live)	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_dtlb_iface_transid_hsk_or_drop	I (3)	Infinite	0.1
✓	Assert	ariane.ex_stage_i.lsu_i.i_mmu.i_ptw.u_ptw_sva.as_dtlb_iface_transid_was_a_request	I (68)	Infinite	1.6

- We made a tentative bug-fix and got proof of no CEX!
- **The total invested time from writing AutoSVA annotations to finding the bug, fixing it, and getting bug-fix proof was around 1h**



Why should I use AutoSVA? To...

- **Assist hardware designers at every stage of RTL development**, by providing them with a formal testbench (FT) that they can run to get CEXs or proofs to work in progress
- **Provide a FT quickstart** that can be extended through manual addition of other properties, e.g. functional logic or if Full-Proof FPV is needed
- **Complement system-level simulation.** Properties generated by AutoSVA can be connected to the system-level testbench so that are also checked during simulation



Conclusions

- Verifying liveness and control-safety properties in an RTL design is complex and challenging. Formal property verification of modules' RTL can exhaustively search for bugs via assertions at a very early project stage, but **SVA and FPV tools are hard to use and reason about.**
- AutoSVA offers a framework to **automatically generate Formal Testbenches** that check module interface expectations, based on designer-written annotations.
- **This pays off quickly**, as it saves debugging time during simulation and increase designer confidence that the module will not hang within the system.



Contact

- movera@princeton.edu
- <https://cs.princeton.edu/~movera>

Open-Source Repository

- <https://github.com/PrincetonUniversity/AutoSVA>
- Happy to assist on usage!

AutoSVA tutorial

- <https://youtu.be/Gb5wT1D7dxU>

Thanks for
attending!

Questions?



Backup Slides



Backup Slides



AutoSVA Language and Tool Flow

Load-Store-Unit (LSU) Load interface

```
input logic          lsu_valid_i,
output logic         lsu_ready_o,
input  fu_data_t     fu_data_i,

output logic         load_valid_o,
output logic [TRANS_ID_BITS-1:0] load_trans_id_o,
output riscv::xlen_t load_result_o,
```

Designer



```
/*AUTOSVA
lsu load: lsu_req -in> lsu_res
lsu_req_val = lsu_valid_i && fu_data_i.fu == LOAD
lsu_req_rdy = lsu_ready_o
[TRANS_ID_BITS-1:0] lsu_req_transid = fu_data_i.trans_id
[CTRL_BITS-1:0] lsu_req_stable = {fu_data_i.trans_id,fu_data_i.ctrl_id}
lsu_res_val = load_valid_o
[TRANS_ID_BITS-1:0] lsu_res_transid = load_trans_id_o
*/
```

AutoSVA annotations

Automatic



Properties: Assert,
Assumes and Covers

Formal Tool Precise Waveforms



Automatic



*Iterate over spurious CEXs by
adding assumptions until a bug is hit*



```
reg [TRANS_WIDTH-1:0] lsu_load_transid_sampled;
wire lsu_req_hsk = lsu_req_val && lsu_req_rdy;
wire lsu_load_set = lsu_req_hsk && lsu_req_transid == symb_lsu_transid;
wire lsu_load_response = lsu_res_val && lsu_res_transid == symb_lsu_transid;
always_ff @(posedge clk_i or negedge rst_ni) begin
  if(!rst_ni) //counting transaction
    lsu_load_sampled <= '0;
  end else if (lsu_load_set || lsu_load_response)
    lsu_load_sampled <= lsu_load_sampled + lsu_load_set - lsu_load_response;
end

co_lsu_request_happens: cover property (lsu_load_sampled > 0);
// Assume that a transaction is stable until acknowledged
am_lsu_load_stability: assume property (lsu_req_val && !lsu_req_rdy | =>
  $stable({lsu_req_stable}));
// Assert that if a valid transaction then eventually is ack'ed or dropped
as_lsu_load_hsk_or_drop: assert property (lsu_req_val | =>
  s_eventually(!lsu_req_val || lsu_req_rdy));
```



AutoSVA Discovers corner-case bugs

AutoSVA hit in under 1sec a **LSU** bug that was found in 30min of FPGA-run

- Easier to fix bugs too!




RTL MODULES TESTED WITH AUTOSVA. ARIANE MODULES ARE INDICATED WITH *A*, AND OPENPITON WITH *O*

RTL Module	Result
A1. Page Table Walker (PTW)	100% liveness/safety properties proof
A2. Trans. Look. Buffer (TLB)	100% liveness/safety properties proof
A3. Memory Mgmt. Unit (MMU)	Bug found and fixed –> 100% proof
A4. Load Store Unit (LSU)	Hit known bug (issue #538)
A5. L1-I\$ (write-back)	Hit known bug (issue #474)
O1. NoC Buffer	Bug found and fixed –> 100% proof
O2. L1.5\$ (private)	NoC Buffer proof, other CEXs



What Properties does AutoSVA Generate?




SVA allows **properties** over **internal logic and signals**

- Useful for functional verification but requires expertise and effort and depends on the implementation, so it **cannot be done automatically**
- It requires **frequent updates** when logic changes or is refactored



End-to-End Properties Using Interface Signals




AutoSVA-generated properties are **end-to-end** w.r.t. the DUT

- They only use interface signals, which **abstracts the interface specification from its implementation**



End-to-End Properties Using Interface Signals



End-to-end liveness properties are **implementation-agnostic**

It is possible to (re)generate them automatically!

Focusing on liveness allows to blackbox most of the logic, which reduces the space state and brings scalability



AutoSVA Limitations

- Frontend for automatic FV of an important **subset** of the correctness problem—ensuring RTL modules' interface expectations. This involves most of the control logic, but it does not reason about datapaths for functional verification
- For control logic, a key insight of AutoSVA is that instead of reasoning about the future based on the present, it **reasons about the present based on the past** (further than 1 cycle). This is not possible in native SVA
- Although it can reason about richer properties than native SVA, like transactions, it **cannot (as of today) reason about preconditions of transactions** in chains of dependencies, e.g.:
 - “*Every consume would eventually respond*” would fail if the queue is forever empty.
 - Instead, we would like to reason about “*if there was a produce before, a consume would eventually respond*”.



AutoSVA Future Work


- **Upcoming new feature:** consider preconditions to transactions
- **Future application:** with preconditions AutoSVA could be applied to **MCMs**, e.g.:
 - *“If there was a store before, an eventual load should see the update”*
 - *This data update is within the concept of invariant of AutoSVA transactions.*
- **Upcoming new feature:** track transaction time
- **Future application:** uncover timing channels in RTL
 - *Upon a flush on a context switch, the time of a transaction should not change*
 - *This would fail if there is some internal state which is left behind and not flushed*



Verifying Module Interactions is Challenging

- Modern heterogeneous SoC design is complex and time-consuming

1. Multiple modules developed in different contexts
2. These modules interact with each other
3. System can hang if one module never replies



TI OMAP4 **Heterogeneous SoC**

Image Credit: Texas Instruments

- **SystemVerilog Assertions (SVA)** is a language to describe properties about a hardware module. These properties can be:
 - *Safety properties*: nothing bad will happen, e.g. mem request with invalid addr.
 - *Liveness properties*: something good will eventually happen, e.g. get a response

Properties:

Assert,

Assumes and

Covers


```
co_lsu_request_happens: cover property (lsu_load_sampled > 0);  
// Assert that if a valid transaction then eventually is ack'ed or dropped  
as_lsu_load_hsk_or_drop: assert property (lsu_req_val |->  
    s_eventually(!lsu_req_val || lsu_req_rdy));
```



AutoSVA: Democratizing Formal Verification of RTL Module Interactions

Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff and Margaret Martonosi
Department of Computer Science and Electrical Engineering, Princeton University
Princeton, New Jersey, USA

Email: {movera, amanocha, wentzlaf, mrm}@princeton.edu



Presented by: Marcelo Orenes-Vera