

#### OVP Guide to Using Processor Models

# Model specific information for ARM\_MultiCluster

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



| Author   | Imperas Software Limited                            |
|----------|---|
| Version  | 20231016.1  |
| Filename | OVP_Model_Specific_Information_arm_MultiCluster.pdf |
| Created  | 7 December 2023                                     |
| Status   | OVP Standard Release                                |

#### Copyright Notice

Copyright (c) 2023 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

#### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

## Contents

| 1  | Overview                           | 1  |
|----|------------------------------------|----|
|    | 1.1 Description                    | 1  |
|    | 1.2 Licensing                      | 1  |
|    | 1.3 Limitations                    | 2  |
|    | 1.4 Features                       | 2  |
| 2  | Configuration                      | 3  |
|    | 2.1 Location                       | 3  |
|    | 2.2 Asymmetric Multicore Processor | 3  |
| 3  | All Variants in this model         | 4  |
| 4  | Bus Master Ports                   | 7  |
| 5  | Bus Slave Ports                    | 8  |
| 6  | Net Ports                          | 9  |
| 7  | FIFO Ports                         | 20 |
| 8  | Formal Parameters                  | 21 |
|    | 8.1 Parameter values and limits    | 22 |
| 9  | Model Commands                     | 24 |
|    | 9.1 Level 1: CLUSTER_GROUP         | 24 |
|    | 9.1.1 isync                        | 24 |
|    | 9.1.2 itrace                       | 24 |
| 10 | Registers                          | 26 |
|    | 10.1 Level 1. CLUSTED CDOUD        | 26 |

### Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

#### 1.1 Description

This model implements an ARM system containing clusters of MPCore processors communicating using a common GICv2 or GICv3 block.

By default, the system contains Cortex-A53MPx4 and Cortex-A57MPx4 clusters, but this can be changed using parameter "override\_clusterVariants". This parameter is a comma-separated list of cluster components (e.g. "Cortex-A53MPx4,Cortex-A57MPx4"). Note that if a GICv2 is selected, the total number of PEs must not exceed 8.

#### 1.2 Licensing

This document describes the interface to the MultiCluster only. Refer to documentation of individual clusters for information regarding implemented features, licensing and limitations.

#### 1.3 Limitations

#### 1.4 Features

By default, the model implements a GICv2. Parameter enable GICv3 can be used to select a GICv3 instead.

### Configuration

#### 2.1 Location

This model's VLNV is arm.ovpworld.org/processor/arm/1.0.
The model source is usually at:
\$IMPERAS\_HOME/ImperasLib/source/arm.ovpworld.org/processor/arm/1.0
The model binary is usually at:
\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/arm.ovpworld.org/processor/arm/1.0

### 2.2 Asymmetric Multicore Processor

This processor contains more than one core of differing architectures

### All Variants in this model

This model has these variants

| Variant     | Description |
|-------------|-------------|
| ARMv4T      |             |
| ARMv4xM     |             |
| ARMv4       |             |
| ARMv4TxM    |             |
| ARMv5xM     |             |
| ARMv5       |             |
| ARMv5TxM    |             |
| ARMv5T      |             |
| ARMv5TExP   |             |
| ARMv5TE     |             |
| ARMv5TEJ    |             |
| ARMv6       |             |
| ARMv6K      |             |
| ARMv6T2     |             |
| ARMv6KZ     |             |
| ARMv7       |             |
| ARM7TDMI    |             |
| ARM7EJ-S    |             |
| ARM720T     |             |
| ARM920T     |             |
| ARM922T     |             |
| ARM926EJ-S  |             |
| ARM940T     |             |
| ARM946E     |             |
| ARM966E     |             |
| ARM968E-S   |             |
| ARM1020E    |             |
| ARM1022E    |             |
| ARM1026EJ-S |             |
| ARM1136J-S  |             |
| ARM1156T2-S |             |

| ARM1176JZ-S    |  |
|----------------|--|
| Cortex-R4      |  |
| Cortex-R4F     |  |
| Cortex-R82MPx1 |  |
| Cortex-R82MPx2 |  |
| Cortex-R82MPx3 |  |
| Cortex-R82MPx4 |  |
| Cortex-R82MPx5 |  |
| Cortex-R82MPx6 |  |
| Cortex-R82MPx7 |  |
| Cortex-R82MPx8 |  |
| Cortex-A5UP    |  |
| Cortex-A5MPx1  |  |
| Cortex-A5MPx2  |  |
| Cortex-A5MPx3  |  |
| Cortex-A5MPx4  |  |
| Cortex-A8      |  |
| Cortex-A9UP    |  |
| Cortex-A9MPx1  |  |
| Cortex-A9MPx2  |  |
| Cortex-A9MPx3  |  |
| Cortex-A9MPx4  |  |
| Cortex-A7UP    |  |
| Cortex-A7MPx1  |  |
| Cortex-A7MPx2  |  |
| Cortex-A7MPx3  |  |
| Cortex-A7MPx4  |  |
| Cortex-A15UP   |  |
| Cortex-A15MPx1 |  |
| Cortex-A15MPx2 |  |
| Cortex-A15MPx3 |  |
| Cortex-A15MPx4 |  |
| Cortex-A17MPx1 |  |
| Cortex-A17MPx2 |  |
| Cortex-A17MPx3 |  |
| Cortex-A17MPx4 |  |
| AArch32        |  |
| AArch64        |  |
| Cortex-A32MPx1 |  |
| Cortex-A32MPx2 |  |
| Cortex-A32MPx3 |  |
| Cortex-A32MPx4 |  |
| Cortex-A35MPx1 |  |
| Cortex-A35MPx2 |  |
| Cortex-A35MPx3 |  |

| Cortex-A35MPx4 |                              |
|----------------|------------------------------|
| Cortex-A53MPx1 |                              |
| Cortex-A53MPx2 |                              |
| Cortex-A53MPx3 |                              |
| Cortex-A53MPx4 |                              |
| Cortex-A55MPx1 |                              |
| Cortex-A55MPx2 |                              |
| Cortex-A55MPx3 |                              |
| Cortex-A55MPx4 |                              |
| Cortex-A57MPx1 |                              |
| Cortex-A57MPx2 |                              |
| Cortex-A57MPx3 |                              |
| Cortex-A57MPx4 |                              |
| Cortex-A72MPx1 |                              |
| Cortex-A72MPx2 |                              |
| Cortex-A72MPx3 |                              |
| Cortex-A72MPx4 |                              |
| Cortex-A73MPx1 |                              |
| Cortex-A73MPx2 |                              |
| Cortex-A73MPx3 |                              |
| Cortex-A73MPx4 |                              |
| Cortex-A75MPx1 |                              |
| Cortex-A75MPx2 |                              |
| Cortex-A75MPx3 |                              |
| Cortex-A75MPx4 |                              |
| MultiCluster   | (described in this document) |

Table 3.1: All Variants in this model

### **Bus Master Ports**

This model has these bus master ports.

| Name         | min | max | Connect?  | Description                      |
|--------------|-----|-----|-----------|----------------------------------|
| INSTRUCTION  | 32  | 53  | mandatory |                                  |
| DATA         | 32  | 53  | optional  |                                  |
| GICRegisters | 32  | 32  | optional  | GIC memory-mapped register block |

Table 4.1: Bus Master Ports

## **Bus Slave Ports**

This model has no bus slave ports.

## Net Ports

This model has these net ports.

| Name  | Type  | Connect? | Description                 |
|-------|-------|----------|-----------------------------|
| SPI32 | input | optional | Shared peripheral interrupt |
| SPI33 | input | optional | Shared peripheral interrupt |
| SPI34 | input | optional | Shared peripheral interrupt |
| SPI35 | input | optional | Shared peripheral interrupt |
| SPI36 | input | optional | Shared peripheral interrupt |
| SPI37 | input | optional | Shared peripheral interrupt |
| SPI38 | input | optional | Shared peripheral interrupt |
| SPI39 | input | optional | Shared peripheral interrupt |
| SPI40 | input | optional | Shared peripheral interrupt |
| SPI41 | input | optional | Shared peripheral interrupt |
| SPI42 | input | optional | Shared peripheral interrupt |
| SPI43 | input | optional | Shared peripheral interrupt |
| SPI44 | input | optional | Shared peripheral interrupt |
| SPI45 | input | optional | Shared peripheral interrupt |
| SPI46 | input | optional | Shared peripheral interrupt |
| SPI47 | input | optional | Shared peripheral interrupt |
| SPI48 | input | optional | Shared peripheral interrupt |
| SPI49 | input | optional | Shared peripheral interrupt |
| SPI50 | input | optional | Shared peripheral interrupt |
| SPI51 | input | optional | Shared peripheral interrupt |
| SPI52 | input | optional | Shared peripheral interrupt |
| SPI53 | input | optional | Shared peripheral interrupt |
| SPI54 | input | optional | Shared peripheral interrupt |
| SPI55 | input | optional | Shared peripheral interrupt |
| SPI56 | input | optional | Shared peripheral interrupt |
| SPI57 | input | optional | Shared peripheral interrupt |
| SPI58 | input | optional | Shared peripheral interrupt |
| SPI59 | input | optional | Shared peripheral interrupt |
| SPI60 | input | optional | Shared peripheral interrupt |
| SPI61 | input | optional | Shared peripheral interrupt |
| SPI62 | input | optional | Shared peripheral interrupt |

| CDIAO       | Ι      | 1        |  |
|-------------|--------|----------|--|
| SPI63       | input  | optional | Shared peripheral interrupt                |
| SPI64       | input  | optional | Shared peripheral interrupt                |
| SPI65       | input  | optional | Shared peripheral interrupt                |
| SPI66       | input  | optional | Shared peripheral interrupt                |
| SPI67       | input  | optional | Shared peripheral interrupt                |
| SPI68       | input  | optional | Shared peripheral interrupt                |
| SPI69       | input  | optional | Shared peripheral interrupt                |
| SPI70       | input  | optional | Shared peripheral interrupt                |
| SPI71       | input  | optional | Shared peripheral interrupt                |
| SPI72       | input  | optional | Shared peripheral interrupt                |
| SPI73       | input  | optional | Shared peripheral interrupt                |
| SPI74       | input  | optional | Shared peripheral interrupt                |
| SPI75       | input  | optional | Shared peripheral interrupt                |
| SPI76       | input  | optional | Shared peripheral interrupt                |
| SPI77       | input  | optional | Shared peripheral interrupt                |
| SPI78       | input  | optional | Shared peripheral interrupt                |
| SPI79       | input  | optional | Shared peripheral interrupt                |
| SPI80       | input  | optional | Shared peripheral interrupt                |
| SPI81       | input  | optional | Shared peripheral interrupt                |
| SPI82       | input  | optional | Shared peripheral interrupt                |
| SPI83       | input  | optional | Shared peripheral interrupt                |
| SPI84       | input  | optional | Shared peripheral interrupt                |
| SPI85       | input  | optional | Shared peripheral interrupt                |
| SPI86       | input  | optional | Shared peripheral interrupt                |
| SPI87       | input  | optional | Shared peripheral interrupt                |
| SPI88       | input  | optional | Shared peripheral interrupt                |
| SPI89       | input  | optional | Shared peripheral interrupt                |
| SPI90       | input  | optional | Shared peripheral interrupt                |
| SPI91       | input  | optional | Shared peripheral interrupt                |
| SPI92       | input  | optional | Shared peripheral interrupt                |
| SPI93       | input  | optional | Shared peripheral interrupt                |
| SPI94       | input  | optional | Shared peripheral interrupt                |
| SPI95       | input  | optional | Shared peripheral interrupt                |
| SPIVector   | input  | optional | Shared peripheral interrupt vectorized in- |
|             |        | _        | put  |
| periphReset | input  | optional | Peripheral reset (active high)             |
| CFGSDISABLE | input  | optional | Secure configuration lockdown (active      |
|             |        |          | high)                                      |
| GICCDISABLE | input  | optional | GIC CPU interface logic disable (active    |
|             |        |          | high, sampled on rising edge of periphRe-  |
|             |        |          | set)                                       |
| EVENTI      | input  | optional | Event input signal, active on rising edge  |
| EVENTO      | output | optional | Event output signal, active on rising edge |
| PPI16_C0_0  | input  | optional | Private peripheral interrupt               |
| PPI17_C0_0  | input  | optional | Private peripheral interrupt               |
|             |        |          |  |

| PPI18_C0_0       | input  | optional | Private peripheral interrupt              |
|------------------|--------|----------|---|
| PPI19_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI20_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI21_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI22_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI23_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI24_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI25_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI26_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI27_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI28_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI29_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI30_C0_0       | input  | optional | Private peripheral interrupt              |
| PPI31_C0_0       | input  | optional | Private peripheral interrupt              |
| CNTVIRQ_C0_0     | output | optional | EL1 Virtual timer event (active high)     |
| CNTPSIRQ_C0_0    | output | optional | EL3 Physical timer event (active high)    |
| CNTPNSIRQ_C0_0   | output | optional | EL1 Physical timer event (active high)    |
| CNTPHPIRQ_C0_0   | output | optional | Non-secure EL2 Physical timer event (ac-  |
|                  |        |          | tive high)                                |
| IRQOUT_C0_0      | output | optional | IRQ wakeup                                |
| FIQOUT_C0_0      | output | optional | FIQ wakeup                                |
| CLUSTERIDAFF1_C0 | input  | optional | Configure MPIDR.Aff1                      |
| CLUSTERIDAFF2_C0 | input  | optional | Configure MPIDR.Aff2                      |
| CLUSTERIDAFF3_C0 | input  | optional | Configure MPIDR.Aff3                      |
| RVBARADDRx_C0_0  | input  | optional | Configure AArch64 Reset Vector Base Ad-   |
|                  |        |          | dress at reset                            |
| AA64nAA32_C0_0   | input  | optional | Register width state at reset             |
| VINITHI_C0_0     | input  | optional | Configure HIVECS mode (SCTLR.V)           |
| CFGEND_C0_0      | input  | optional | Configure exception endianness (SCTLR.EE) |
| CFGTE_C0_0       | input  | optional | Configure exception state at reset        |
|                  | _      | -        | (SCTLR.TE)                                |
| reset_C0_0       | input  | optional | Processor reset, active high              |
| fiq_C0_0         | input  | optional | FIQ interrupt, active high (negation of   |
|                  |        |          | nFIQ)                                     |
| irq_C0_0         | input  | optional | IRQ interrupt, active high (negation of   |
|                  |        |          | nIRQ)                                     |
| sei_C0_0         | input  | optional | System error interrupt, active on rising  |
|                  |        |          | edge (negation of nSEI)                   |
| vfiq_C0_0        | input  | optional | Virtual FIQ interrupt, active high (nega- |
|                  |        |          | tion of nVFIQ)                            |
| virq_C0_0        | input  | optional | Virtual IRQ interrupt, active high (nega- |
|                  |        |          | tion of nVIRQ)                            |
| vsei_C0_0        | input  | optional | Virtual system error interrupt, active on |
|                  |        |          | rising edge (negation of nVSEI)           |

| AXI_SLVERR_C0_0   | input  | optional | AXI external abort type (DECERR=0,        |
|-------------------|--------|----------|---|
| AXI_SEVERITE_CO_O | прис   | optional | SLVERR=1)                                 |
| CP15SDISABLE_C0_0 | input  | optional | CP15SDISABLE (active high)                |
| PMUIRQ_C0_0       | output | optional | Performance monitor event (active high)   |
| SMPEN_C0_0        | output | optional | CPUECTLR.SMPEN current value              |
| PPI16_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI17_C0_1        | _      | optional |   |
| PPI18_C0_1        | input  | *        | Private peripheral interrupt              |
|                   | input  | optional | Private peripheral interrupt              |
| PPI19_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI20_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI21_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI22_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI23_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI24_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI25_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI26_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI27_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI28_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI29_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI30_C0_1        | input  | optional | Private peripheral interrupt              |
| PPI31_C0_1        | input  | optional | Private peripheral interrupt              |
| CNTVIRQ_C0_1      | output | optional | EL1 Virtual timer event (active high)     |
| CNTPSIRQ_C0_1     | output | optional | EL3 Physical timer event (active high)    |
| CNTPNSIRQ_C0_1    | output | optional | EL1 Physical timer event (active high)    |
| CNTPHPIRQ_C0_1    | output | optional | Non-secure EL2 Physical timer event (ac-  |
|                   |        |          | tive high)                                |
| IRQOUT_C0_1       | output | optional | IRQ wakeup                                |
| FIQOUT_C0_1       | output | optional | FIQ wakeup                                |
| RVBARADDRx_C0_1   | input  | optional | Configure AArch64 Reset Vector Base Ad-   |
|                   |        |          | dress at reset                            |
| AA64nAA32_C0_1    | input  | optional | Register width state at reset             |
| VINITHI_C0_1      | input  | optional | Configure HIVECS mode (SCTLR.V)           |
| CFGEND_C0_1       | input  | optional | Configure exception endianness            |
|                   |        |          | (SCTLR.EE)                                |
| CFGTE_C0_1        | input  | optional | Configure exception state at reset        |
|                   | _      | -        | (SCTLR.TE)                                |
| reset_C0_1        | input  | optional | Processor reset, active high              |
| fiq_C0_1          | input  | optional | FIQ interrupt, active high (negation of   |
|                   |        | _        | nFIQ)                                     |
| irq_C0_1          | input  | optional | IRQ interrupt, active high (negation of   |
|                   | •      | _        | nIRQ)                                     |
| sei_C0_1          | input  | optional | System error interrupt, active on rising  |
|                   | •      | •        | edge (negation of nSEI)                   |
| vfiq_C0_1         | input  | optional | Virtual FIQ interrupt, active high (nega- |
|                   | •      | •        | tion of nVFIQ)                            |
|                   |        |          | ♥/  |

| virq_C0_1         | input  | optional | Virtual IRQ interrupt, active high (nega-                                 |
|-------------------|--------|----------|---|
|                   |        |          | tion of nVIRQ)  |
| vsei_C0_1         | input  | optional | Virtual system error interrupt, active on rising edge (negation of nVSEI) |
| AXI_SLVERR_C0_1   | input  | optional | AXI external abort type (DECERR=0,  |
| TITLESEVE ETGE    | mpat   | optional | SLVERR=1)   |
| CP15SDISABLE_C0_1 | input  | optional | CP15SDISABLE (active high)  |
| PMUIRQ_C0_1       | output | optional | Performance monitor event (active high)                                   |
| SMPEN_C0_1        | output | optional | CPUECTLR.SMPEN current value  |
| PPI16_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI17_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI18_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI19_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI20_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI21_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI22_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI23_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI24_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI25_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI26_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI27_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI28_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI29_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI30_C0_2        | input  | optional | Private peripheral interrupt  |
| PPI31_C0_2        | input  | optional | Private peripheral interrupt  |
| CNTVIRQ_C0_2      | output | optional | EL1 Virtual timer event (active high)                                     |
| CNTPSIRQ_C0_2     | output | optional | EL3 Physical timer event (active high)                                    |
| CNTPNSIRQ_C0_2    | output | optional | EL1 Physical timer event (active high)                                    |
| CNTPHPIRQ_C0_2    | output | optional | Non-secure EL2 Physical timer event (ac-                                  |
|                   |        |          | tive high)  |
| IRQOUT_C0_2       | output | optional | IRQ wakeup  |
| FIQOUT_C0_2       | output | optional | FIQ wakeup  |
| RVBARADDRx_C0_2   | input  | optional | Configure AArch64 Reset Vector Base Ad-                                   |
|                   |        |          | dress at reset  |
| AA64nAA32_C0_2    | input  | optional | Register width state at reset   |
| VINITHI_C0_2      | input  | optional | Configure HIVECS mode (SCTLR.V)   |
| CFGEND_C0_2       | input  | optional | Configure exception endianness  |
|                   |        |          | (SCTLR.EE)  |
| CFGTE_C0_2        | input  | optional | Configure exception state at reset  |
|                   |        |          | (SCTLR.TE)  |
| reset_C0_2        | input  | optional | Processor reset, active high  |
| fiq_C0_2          | input  | optional | FIQ interrupt, active high (negation of                                   |
|                   |        |          | nFIQ)   |
| irq_C0_2          | input  | optional | IRQ interrupt, active high (negation of                                   |
|                   |        |          | nIRQ)   |

| sei_C0_2          | input  | optional | System error interrupt, active on rising edge (negation of nSEI)          |
|-------------------|--------|----------|---|
| vfiq_C0_2         | input  | optional | Virtual FIQ interrupt, active high (negation of nVFIQ)                    |
| virq_C0_2         | input  | optional | Virtual IRQ interrupt, active high (negation of nVIRQ)                    |
| vsei_C0_2         | input  | optional | Virtual system error interrupt, active on rising edge (negation of nVSEI) |
| AXI_SLVERR_C0_2   | input  | optional | AXI external abort type (DECERR=0, SLVERR=1)                              |
| CP15SDISABLE_C0_2 | input  | optional | CP15SDISABLE (active high)  |
| PMUIRQ_C0_2       | output | optional | Performance monitor event (active high)                                   |
| SMPEN_C0_2        | output | optional | CPUECTLR.SMPEN current value  |
| PPI16_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI17_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI18_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI19_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI20_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI21_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI22_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI23_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI24_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI25_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI26_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI27_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI28_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI29_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI30_C0_3        | input  | optional | Private peripheral interrupt  |
| PPI31_C0_3        | input  | optional | Private peripheral interrupt  |
| CNTVIRQ_C0_3      | output | optional | EL1 Virtual timer event (active high)                                     |
| CNTPSIRQ_C0_3     | output | optional | EL3 Physical timer event (active high)                                    |
| CNTPNSIRQ_C0_3    | output | optional | EL1 Physical timer event (active high)                                    |
| CNTPHPIRQ_C0_3    | output | optional | Non-secure EL2 Physical timer event (active high)                         |
| IRQOUT_C0_3       | output | optional | IRQ wakeup  |
| FIQOUT_C0_3       | output | optional | FIQ wakeup  |
| RVBARADDRx_C0_3   | input  | optional | Configure AArch64 Reset Vector Base Ad-                                   |
|                   |        |          | dress at reset  |
| AA64nAA32_C0_3    | input  | optional | Register width state at reset   |
| VINITHI_C0_3      | input  | optional | Configure HIVECS mode (SCTLR.V)   |
| CFGEND_C0_3       | input  | optional | Configure exception endianness (SCTLR.EE)                                 |
| CFGTE_C0_3        | input  | optional | Configure exception state at reset (SCTLR.TE)                             |
| reset_C0_3        | input  | optional | Processor reset, active high  |

| $\mathrm{fiq}_{-}\mathrm{C0}_{-}3$ | input  | optional | FIQ interrupt, active high (negation of nFIQ)          |
|------------------------------------|--------|----------|--|
| irq_C0_3                           | input  | optional | IRQ interrupt, active high (negation of nIRQ)          |
| sei_C0_3                           | input  | optional | System error interrupt, active on rising               |
|                                    |        |          | edge (negation of nSEI)                                |
| $vfiq_C0_3$                        | input  | optional | Virtual FIQ interrupt, active high (negation of nVFIQ) |
| virq_C0_3                          | input  | optional | Virtual IRQ interrupt, active high (negation of nVIRQ) |
| vsei_C0_3                          | input  | optional | Virtual system error interrupt, active on              |
| VS61_C0_0                          | Input  | орионаг  | rising edge (negation of nVSEI)                        |
| AXI_SLVERR_C0_3                    | input  | optional | AXI external abort type (DECERR=0,                     |
| AAI_SEVERITE_CO_5                  | Input  | орионаг  | SLVERR=1)  |
| CP15SDISABLE_C0_3                  | input  | optional | CP15SDISABLE (active high)                             |
| PMUIRQ_C0_3                        | output | optional | Performance monitor event (active high)                |
| SMPEN_C0_3                         | output | optional | CPUECTLR.SMPEN current value                           |
| PPI16_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI17_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI18_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI19_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI20_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI21_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI22_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI23_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI24_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI25_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI26_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI27_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI28_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI29_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI30_C1_0                         | input  | optional | Private peripheral interrupt                           |
| PPI31_C1_0                         | input  | optional | Private peripheral interrupt                           |
| CNTVIRQ_C1_0                       | output | optional | EL1 Virtual timer event (active high)                  |
| CNTPSIRQ_C1_0                      | output | optional | EL3 Physical timer event (active high)                 |
| CNTPNSIRQ_C1_0                     | output | optional | EL1 Physical timer event (active high)                 |
| CNTPHPIRQ_C1_0                     | output | optional | Non-secure EL2 Physical timer event (ac-               |
|                                    | F 323  | T        | tive high)   |
| IRQOUT_C1_0                        | output | optional | IRQ wakeup   |
| FIQOUT_C1_0                        | output | optional | FIQ wakeup   |
| CLUSTERIDAFF1_C1                   | input  | optional | Configure MPIDR.Aff1                                   |
| CLUSTERIDAFF2_C1                   | input  | optional | Configure MPIDR.Aff2                                   |
| CLUSTERIDAFF3_C1                   | input  | optional | Configure MPIDR.Aff3                                   |
| RVBARADDRx_C1_0                    | input  | optional | Configure AArch64 Reset Vector Base Ad-                |
|                                    | _      |          | dress at reset   |

| AA64nAA32_C1_0    | input  | optional | Register width state at reset   |
|-------------------|--------|----------|---|
| VINITHI_C1_0      | input  | optional | Configure HIVECS mode (SCTLR.V)   |
| CFGEND_C1_0       | input  | optional | Configure exception endianness (SCTLR.EE)                                 |
| CFGTE_C1_0        | input  | optional | Configure exception state at reset (SCTLR.TE)                             |
| reset_C1_0        | input  | optional | Processor reset, active high  |
| fiq_C1_0          | input  | optional | FIQ interrupt, active high (negation of nFIQ)                             |
| irq_C1_0          | input  | optional | IRQ interrupt, active high (negation of nIRQ)                             |
| sei_C1_0          | input  | optional | System error interrupt, active on rising edge (negation of nSEI)          |
| vfiq_C1_0         | input  | optional | Virtual FIQ interrupt, active high (negation of nVFIQ)                    |
| virq_C1_0         | input  | optional | Virtual IRQ interrupt, active high (negation of nVIRQ)                    |
| vsei_C1_0         | input  | optional | Virtual system error interrupt, active on rising edge (negation of nVSEI) |
| AXI_SLVERR_C1_0   | input  | optional | AXI external abort type (DECERR=0, SLVERR=1)                              |
| CP15SDISABLE_C1_0 | input  | optional | CP15SDISABLE (active high)  |
| PMUIRQ_C1_0       | output | optional | Performance monitor event (active high)                                   |
| SMPEN_C1_0        | output | optional | CPUECTLR.SMPEN current value  |
| PPI16_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI17_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI18_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI19_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI20_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI21_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI22_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI23_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI24_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI25_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI26_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI27_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI28_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI29_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI30_C1_1        | input  | optional | Private peripheral interrupt  |
| PPI31_C1_1        | input  | optional | Private peripheral interrupt  |
| CNTVIRQ_C1_1      | output | optional | EL1 Virtual timer event (active high)                                     |
| CNTPSIRQ_C1_1     | output | optional | EL3 Physical timer event (active high)                                    |
| CNTPNSIRQ_C1_1    | output | optional | EL1 Physical timer event (active high)                                    |
| CNTPHPIRQ_C1_1    | output | optional | Non-secure EL2 Physical timer event (ac-                                  |
|                   |        |          | tive high)  |

| IRQOUT_C1_1          | output | optional | IRQ wakeup                                |
|----------------------|--------|----------|---|
| FIQOUT_C1_1          | output | optional | FIQ wakeup                                |
| RVBARADDRx_C1_1      | input  | optional | Configure AArch64 Reset Vector Base Ad-   |
|                      | 1      | 1        | dress at reset                            |
| AA64nAA32_C1_1       | input  | optional | Register width state at reset             |
| VINITHI_C1_1         | input  | optional | Configure HIVECS mode (SCTLR.V)           |
| CFGEND_C1_1          | input  | optional | Configure exception endianness            |
|                      | 1      | •        | (SCTLR.EE)                                |
| CFGTE_C1_1           | input  | optional | Configure exception state at reset        |
|                      |        |          | (SCTLR.TE)                                |
| reset_C1_1           | input  | optional | Processor reset, active high              |
| fiq_C1_1             | input  | optional | FIQ interrupt, active high (negation of   |
|                      |        |          | nFIQ)                                     |
| irq_C1_1             | input  | optional | IRQ interrupt, active high (negation of   |
|                      |        |          | nIRQ)                                     |
| sei_C1_1             | input  | optional | System error interrupt, active on rising  |
|                      |        |          | edge (negation of nSEI)                   |
| vfiq_C1_1            | input  | optional | Virtual FIQ interrupt, active high (nega- |
|                      |        |          | tion of nVFIQ)                            |
| virq_C1_1            | input  | optional | Virtual IRQ interrupt, active high (nega- |
|                      |        |          | tion of nVIRQ)                            |
| vsei_C1_1            | input  | optional | Virtual system error interrupt, active on |
|                      |        |          | rising edge (negation of nVSEI)           |
| AXI_SLVERR_C1_1      | input  | optional | AXI external abort type (DECERR=0,        |
| CD LECTION DE DE CL. |        |          | SLVERR=1)                                 |
| CP15SDISABLE_C1_1    | input  | optional | CP15SDISABLE (active high)                |
| PMUIRQ_C1_1          | output | optional | Performance monitor event (active high)   |
| SMPEN_C1_1           | output | optional | CPUECTLR.SMPEN current value              |
| PPI16_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI17_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI18_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI19_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI20_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI21_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI22_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI23_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI24_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI25_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI26_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI27_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI28_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI29_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI30_C1_2           | input  | optional | Private peripheral interrupt              |
| PPI31_C1_2           | input  | optional | Private peripheral interrupt              |
| CNTVIRQ_C1_2         | output | optional | EL1 Virtual timer event (active high)     |

| CNTPSIRQ_C1_2     | output | optional          | EL3 Physical timer event (active high)   |
|-------------------|--------|-------------------|--|
| CNTPNSIRQ_C1_2    | _      |                   | - ,  |
| CNTPHPIRQ_C1_2    | output | optional optional | EL1 Physical timer event (active high)  Non-secure EL2 Physical timer event (ac- |
| CN1FHFIRQ_C1_2    | output | орионаг           | tive high)   |
| IRQOUT_C1_2       | output | optional          | IRQ wakeup   |
| FIQOUT_C1_2       | output | optional          | FIQ wakeup   |
| RVBARADDRx_C1_2   |        | optional          | Configure AArch64 Reset Vector Base Ad-  |
| NV DANADDNX_C1_2  | input  | орионаг           | dress at reset   |
| AA64nAA32_C1_2    | input  | optional          | Register width state at reset  |
| VINITHI_C1_2      | input  | optional          | Configure HIVECS mode (SCTLR.V)  |
| CFGEND_C1_2       | input  | optional          | Configure exception endianness   |
| OF GEND 10112     | Input  | optional          | (SCTLR.EE)   |
| CFGTE_C1_2        | input  | optional          | Configure exception state at reset   |
|                   |        | _                 | (SCTLR.TE)   |
| reset_C1_2        | input  | optional          | Processor reset, active high   |
| fiq_C1_2          | input  | optional          | FIQ interrupt, active high (negation of  |
| . 01.0            |        | 1                 | nFIQ)  |
| irq_C1_2          | input  | optional          | IRQ interrupt, active high (negation of  |
| . 01. 0           |        |                   | nIRQ)  |
| sei_C1_2          | input  | optional          | System error interrupt, active on rising   |
| C C1 0            |        |                   | edge (negation of nSEI)  |
| vfiq_C1_2         | input  | optional          | Virtual FIQ interrupt, active high (negation of nVFIQ)                           |
| virq_C1_2         | input  | optional          | Virtual IRQ interrupt, active high (nega-  |
|                   |        |                   | tion of nVIRQ)   |
| vsei_C1_2         | input  | optional          | Virtual system error interrupt, active on  |
|                   |        |                   | rising edge (negation of nVSEI)  |
| AXI_SLVERR_C1_2   | input  | optional          | AXI external abort type (DECERR=0,   |
|                   |        |                   | SLVERR=1)  |
| CP15SDISABLE_C1_2 | input  | optional          | CP15SDISABLE (active high)   |
| PMUIRQ_C1_2       | output | optional          | Performance monitor event (active high)  |
| SMPEN_C1_2        | output | optional          | CPUECTLR.SMPEN current value   |
| PPI16_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI17_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI18_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI19_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI20_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI21_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI22_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI23_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI24_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI25_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI26_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI27_C1_3        | input  | optional          | Private peripheral interrupt   |
| PPI28_C1_3        | input  | optional          | Private peripheral interrupt   |

| PPI29_C1_3        | input  | optional | Private peripheral interrupt              |
|-------------------|--------|----------|---|
| PPI30_C1_3        | input  | optional | Private peripheral interrupt              |
| PPI31_C1_3        | input  | optional | Private peripheral interrupt              |
| CNTVIRQ_C1_3      | output | optional | EL1 Virtual timer event (active high)     |
| CNTPSIRQ_C1_3     | output | optional | EL3 Physical timer event (active high)    |
| CNTPNSIRQ_C1_3    | output | optional | EL1 Physical timer event (active high)    |
| CNTPHPIRQ_C1_3    | output | optional | Non-secure EL2 Physical timer event (ac-  |
|                   |        |          | tive high)                                |
| IRQOUT_C1_3       | output | optional | IRQ wakeup                                |
| FIQOUT_C1_3       | output | optional | FIQ wakeup                                |
| RVBARADDRx_C1_3   | input  | optional | Configure AArch64 Reset Vector Base Ad-   |
|                   |        |          | dress at reset                            |
| AA64nAA32_C1_3    | input  | optional | Register width state at reset             |
| VINITHI_C1_3      | input  | optional | Configure HIVECS mode (SCTLR.V)           |
| CFGEND_C1_3       | input  | optional | Configure exception endianness            |
|                   |        |          | (SCTLR.EE)                                |
| CFGTE_C1_3        | input  | optional | Configure exception state at reset        |
|                   |        |          | (SCTLR.TE)                                |
| $reset_C1_3$      | input  | optional | Processor reset, active high              |
| fiq_C1_3          | input  | optional | FIQ interrupt, active high (negation of   |
|                   |        |          | nFIQ)                                     |
| irq_C1_3          | input  | optional | IRQ interrupt, active high (negation of   |
|                   |        |          | nIRQ)                                     |
| sei_C1_3          | input  | optional | System error interrupt, active on rising  |
|                   |        |          | edge (negation of nSEI)                   |
| vfiq_C1_3         | input  | optional | Virtual FIQ interrupt, active high (nega- |
|                   |        |          | tion of nVFIQ)                            |
| virq_C1_3         | input  | optional | Virtual IRQ interrupt, active high (nega- |
|                   |        |          | tion of nVIRQ)                            |
| vsei_C1_3         | input  | optional | Virtual system error interrupt, active on |
|                   |        |          | rising edge (negation of nVSEI)           |
| AXI_SLVERR_C1_3   | input  | optional | AXI external abort type (DECERR=0,        |
|                   |        |          | SLVERR=1)                                 |
| CP15SDISABLE_C1_3 | input  | optional | CP15SDISABLE (active high)                |
| PMUIRQ_C1_3       | output | optional | Performance monitor event (active high)   |
| SMPEN_C1_3        | output | optional | CPUECTLR.SMPEN current value              |

Table 6.1: Net Ports

## FIFO Ports

This model has no FIFO ports.

### Formal Parameters

| Name                           | Type    | Description  |
|--------------------------------|---------|--|
| disableGICModel                | Boolean | Disable the internal GIC model entirely                    |
| enableGICv3                    | Boolean | Enable/disable GICv3 support                               |
| enableGICv2_64kB_Page          | Boolean | Enable 64kB page size for GICv2 memory-mapped regis-       |
|                                |         | ter groups (Xilinx Zynq Ultrascale support)                |
| supportSTATUSR                 | Boolean | Enable/disable support for GICv3 GIC[CDV]_STATUSR          |
|                                |         | registers  |
| distinctMTCores                | Boolean | For multi-threaded (MT) processors, simulate threads as    |
|                                |         | separate cores (otherwise, simulate MT threads as a single |
|                                |         | entity)  |
| override_clusterVariants       | String  | Specifies a comma-separated list of cluster variant names  |
|                                |         | in this multicluster                                       |
| $override\_timerScaleFactor$   | Uns32   | Specifies the fraction of MIPS rate to use for MPCore      |
|                                |         | timers (generic timers or global/local/watchdogs depend-   |
|                                |         | ing on implementation). Defaults to 20 for generic timers, |
|                                |         | 2 for others   |
| $override\_GICD\_NSACRPresent$ | Boolean | Specifies that optional GICD_NSACR distributor regis-      |
|                                |         | ters are present (GICv2 only)                              |
| override_GICD_PPISRPresent     | Boolean | Specifies that implementation-specific GICD_PPISR dis-     |
|                                |         | tributor register is present (GICv1 ICDPPIS/ICPPISR,       |
|                                |         | GICv1 and GICv2 only)                                      |
| override_GICD_SPISRPresent     | Boolean | Specifies that implementation-specific GICD_SPISR dis-     |
|                                |         | tributor registers are present (GICv1 ICDSPIS/ICSPISR)     |
| override_GICv3_DistributorBase | Uns64   | Specify distributor register block base address (GICv3     |
|                                |         | only)  |
| override_GICv3_E1NWFPresent    | Boolean | Specifies that GICR_CTLR.E1NWF is implemented              |
|                                |         | (GICv3 only)   |
| override_GIC_PPIMask           | Uns32   | Specify bitmask of implemented PPIs in the GIC (e.g.       |
|                                |         | ID16 is 0x0001, ID31 is 0x8000)                            |
| override_GICCDISABLE           | Boolean | Specify initial value of GICCDISABLE                       |
| override_GICC_JIDR             | Uns32   | Override GICC_IIDR register (GICv1 ICCIIDR)                |
| override_GICD_TYPER            | Uns32   | Override GICD_TYPER register (GICv1 ICDICTR)               |
| override_GICD_TYPER_ITLines    | Uns32   | Override ITLinesNumber field of GICD_TYPER register        |
| II GIOD WITTEN TON             | D 1     | (GICv1 ICDICTR)  |
| override_GICD_TYPER_ESPI       | Boolean | Override ESPI field of GICD_TYPER register (GICv3.1        |
| 11 CICD TWDDD DOD!             | TI OC   | and later)   |
| override_GICD_TYPER_ESPI_range | Uns32   | Override ESPI_range field of GICD_TYPER register           |
| il didb idbaby                 | TT 00   | (GICv3.1 and later)  |
| override_GICD_ICFGRN           | Uns32   | Override reset value of GICD_ICFGR2GICD_ICFGRn             |
| II GIGD HDD                    | TT 00   | (GICv1 ICDICFR2ICDICFRn)                                   |
| override_GICD_IIDR             | Uns32   | Override GICD_IIDR register (GICv1 ICDIIDR)                |

| override_GICH_VTR          | Uns32 | Override GICH_VTR register                      |
|----------------------------|-------|---|
| override_GICR_IIDR         | Uns32 | Override GICR_IIDR register (GICv3 and later)   |
| override_GICR_TYPER        | Uns64 | Override GICR_TYPER register (GICv3 and later)  |
| override_GICR_TYPER_PPInum | Uns32 | Override PPInum field of GICR_TYPER register    |
|                            |       | (GICv3.1 and later)                             |
| override_GITS_IIDR         | Uns32 | Override GITS_IIDR register (GICv3 and later)   |
| override_GITS_TYPER        | Uns64 | Override GITS_TYPER register (GICv3 and later)  |
| override_ICCPMRBits        | Uns32 | Specify the number of writable bits in GICC_PMR |
|                            |       | (GICv1 ICCPMR)                                  |
| override_minICCBPR         | Uns32 | Specify the minimum possible value for GICC_BPR |
|                            |       | (GICv1 ICCBPR)                                  |

Table 8.1: Parameters that can be set in: CLUSTER\_GROUP

#### 8.1 Parameter values and limits

These are the formal parameter limits and actual parameter values

| Name                           | Min | Max              | Default                       |             |
|--------------------------------|-----|------------------|-------------------------------|-------------|
| (Others)                       |     |                  |                               |             |
| variant                        |     |                  | ARMv4T                        | 1           |
| disableGICModel                |     |                  | t                             |             |
| enableGICv3                    |     |                  | t                             |             |
| enableGICv2_64kB_Page          |     |                  | t                             |             |
| supportSTATUSR                 |     |                  | t                             |             |
| distinctMTCores                |     |                  | t                             |             |
| override_clusterVariants       |     |                  | Cortex-A53MPx4,Cortex-A57MPx4 | Cortex-A531 |
| override_timerScaleFactor      | 1   | 511              | 2                             |             |
| override_GICD_NSACRPresent     |     |                  | t                             |             |
| override_GICD_PPISRPresent     |     |                  | t                             |             |
| override_GICD_SPISRPresent     |     |                  | t                             |             |
| override_GICv3_DistributorBase | 0x0 | 0xfffffffffffff  | 0x0                           |             |
| override_GICv3_E1NWFPresent    |     |                  | t                             |             |
| override_GIC_PPIMask           | 0   | 65535            | 0                             |             |
| override_GICCDISABLE           |     |                  | t                             |             |
| override_GICC_IIDR             | 0   | 4294967295       | 0                             |             |
| override_GICD_TYPER            | 0   | 4294967295       | 0                             |             |
| override_GICD_TYPER_ITLines    | 0   | 31               | 0                             |             |
| override_GICD_TYPER_ESPI       |     |                  | t                             |             |
| override_GICD_TYPER_ESPI_range | 0   | 31               | 0                             |             |
| override_GICD_ICFGRN           | 0   | 4294967295       | 0                             |             |
| override_GICD_IIDR             | 0   | 4294967295       | 0                             |             |
| override_GICH_VTR              | 0   | 4294967295       | 0                             |             |
| override_GICR_IIDR             | 0   | 4294967295       | 0                             |             |
| override_GICR_TYPER            | 0x0 | 0xffffffffffffff | 0x0                           |             |
| override_GICR_TYPER_PPInum     | 0   | 2                | 0                             |             |
| override_GITS_IIDR             | 0   | 4294967295       | 0                             |             |
| override_GITS_TYPER            | 0x0 | 0xfffffffffffff  | 0x0                           |             |

| override_ICCPMRBits | 4 | 8 | 5 |  |
|---------------------|---|---|---|--|
| override_minICCBPR  | 0 | 7 | 0 |  |

Table 8.2: Parameter values and limits

### **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

#### 9.1 Level 1: CLUSTER\_GROUP

#### 9.1.1 isync

specify instruction address range for synchronous execution

| Argument   | Type  | Description                                  |
|------------|-------|--|
| -addresshi | Uns64 | end address of synchronous execution range   |
| -addresslo | Uns64 | start address of synchronous execution range |

Table 9.1: isync command arguments

#### 9.1.2 itrace

enable or disable instruction tracing

| Argument          | Type    | Description                                      |
|-------------------|---------|--|
| -access           | String  | show memory accesses by this instruction. Ar-    |
|                   |         | gument can be any combination of X (execute),    |
|                   |         | A (load or store access) and S (system)          |
| -after            | Uns64   | apply after this many instructions               |
| -enable           | Boolean | enable instruction tracing                       |
| -full             | Boolean | turn on all trace features                       |
| -instructioncount | Boolean | include the instruction number in each trace     |
| -memory           | String  | (Alias for access). show memory accesses by this |
|                   |         | instruction. Argument can be any combination     |
|                   |         | of X (execute), A (load or store access) and S   |
|                   |         | (system)   |
| -mode             | Boolean | show processor mode changes                      |
| -off              | Boolean | disable instruction tracing                      |
| -on               | Boolean | enable instruction tracing                       |
| -processorname    | Boolean | Include processor name in all trace lines        |

| -registerchange | Boolean | show registers changed by this instruction |
|-----------------|---------|--|
| -registers      | Boolean | show registers after each trace            |

Table 9.2: itrace command arguments

# Registers

10.1 Level 1: CLUSTER\_GROUP

No registers.