

### OVP Guide to Using Processor Models

# $\begin{array}{c} Model \ specific \ information \ for \\ ARM\_Cortex-A15MPx2 \end{array}$

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited			
Version	20231016.1			
Filename	OVP_Model_Specific_Information_arm_Cortex-A15MPx2.pdf			
Created	7 December 2023			
Status	OVP Standard Release			

### Copyright Notice

Copyright (c) 2023 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

1	Ove	erview 1
	1.1	Description
	1.2	Licensing
	1.3	Limitations
	1.4	Verification
	1.5	Features
		1.5.1 Core Features
		1.5.2 Memory System
		1.5.3 Advanced SIMD and Floating-Point Features
		1.5.4 Generic Timer
		1.5.5 Generic Interrupt Controller
	1.6	Debug Mask
	1.7	AArch32 Unpredictable Behavior
		1.7.1 Equal Target Registers
		1.7.2 Floating Point Load/Store Multiple Lists
		1.7.3 Floating Point VLD[2-4]/VST[2-4] Range Overflow
		1.7.4 If-Then (IT) Block Constraints
		1.7.5 Use of R13
		1.7.6 Use of R15
		1.7.7 Unpredictable Instructions in Some Modes
	1.8	Integration Support
		1.8.1 Memory Transaction Query
		1.8.2 Page Table Walk Query
		1.8.3 Artifact Page Table Walks
		1.8.4 MMU and Page Table Walk Events
		1.8.5 Artifact Address Translations
		1.8.6 TLB Invalidation
		1.8.7 Halt Reason Introspection
		1.8.8 System Register Access Monitor
		1.8.9 System Register Implementation
2	Con	nfiguration 10
	2.1	Location
	2.2	GDB Path
	2.3	Semi-Host Library
	2.4	Processor Endian-ness
	2.5	Quantum Lean Support 10

	2.6 Processor ELF code	10
3	All Variants in this model	11
4	Bus Master Ports	14
5	Bus Slave Ports	15
6	Net Ports	16
7	FIFO Ports	20
8	Formal Parameters 8.1 Parameter values and limits	<b>21</b> 24
9	Execution Modes	28
10	) Exceptions	29
11	Hierarchy of the model  11.1 Level 1: MPCORE	<b>30</b> 30 30
<b>12</b>	2 Model Commands	32
	12.1 Level 1: MPCORE	32
	12.1.1 isync	$\frac{32}{32}$
	12.1.2 Itrace	$\frac{32}{33}$
	12.2.1 debugflags	33
	12.2.2 dumpTLB	33
	12.2.3 isync	33
	12.2.4 itrace	33
	12.2.5 listSysRegsAA32	34
	12.2.5.1 Argument description	34
	12.2.6 validateTLB	34
13	3 Registers	35
	13.1 Level 1: MPCORE	35
	13.2 Level 2: CPU	35
	13.2.1 Core	35
	13.2.2 Control	35
	13.2.3 User	36
	13.2.4 FIQ	36
	13.2.5 IRQ	36
	13.2.6 Supervisor	36
	13.2.7 Monitor	37
	13.2.8 Hypervisor	37
	13.2.9 Undefined	37
	13.2.10 Abort	37
	13.2.11 SIMD_VFP	37

### Imperas OVP Fast Processor Model Documentation for ARM\_Cortex-A15MPx2

13.2.12 SIMD_VFP_SYS
13.2.13 Coprocessor_32_bit
13.2.14 Coprocessor_32_bit_secure
13.2.15 Coprocessor_32_bit_non_secure
13.2.16 Coprocessor_64_bit
13.2.17 Coprocessor_64_bit_secure
13.2.18 Coprocessor_64_bit_non_secure
13.2.19 Integration_support
13.2.20 MPCore_distributor
13.2.21 MPCore_processor_interface
13.2.22 MPCore_virtual_interface_control
13.2.23 MPCore_virtual_processor_interface

### Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

### 1.1 Description

ARM Processor Model

### 1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used

to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model.

The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

Source of model available under separate Imperas Software License Agreement.

#### 1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Performance Monitors are implemented as a register interface only except for the cycle counter, which is implemented assuming one instruction per cycle.

TLBs are architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

#### 1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-A models have been successfully used by customers to simulate SMP Linux, Ubuntu Desktop, VxWorks and ThreadX on Xilinx Zynq virtual platforms.

#### 1.5 Features

The precise set of implemented features in the model is defined by ID registers. Use overrides to modify these if required (for example override\_PFR0 or override\_AA64PFR0\_EL1).

#### 1.5.1 Core Features

Thumb-2 instructions are supported.

Trivial Jazelle extension is implemented.

Virtualization extensions are implemented.

#### 1.5.2 Memory System

Large physical address extension is implemented.

Security extensions are implemented (also known as TrustZone). Non-secure accesses can be made visible externally by connecting the processor to a 41-bit physical bus, in which case bits 39..0 give the true physical address and bit 40 is the NS bit.

VMSA stage 1 secure, non-secure and Hypervisor address translation is implemented. VMSA stage 2 address translation is implemented.

TLB behavior is controlled by parameter ASIDCacheSize. If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to ASIDCacheSize different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases (especially when 16-bit ASIDs are in use). If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, ASIDCacheSize is 8

#### 1.5.3 Advanced SIMD and Floating-Point Features

SIMD and VFP instructions are implemented.

The model implements trapped exceptions if FPTrap is set to 1 in MVFR0 (for AArch32) or MVFR0\_EL1 (for AArch64). When floating point exception traps are taken, cumulative exception flags are not updated (in other words, cumulative flag state is always the same as prior to instruction execution, even for SIMD instructions). When multiple enabled exceptions are raised by a single floating point operation, the exception reported is the one in least-significant bit position in FPSCR

(for AArch32) or FPCR (for AArch64). When multiple enabled exceptions are raised by different SIMD element computations, the exception reported is selected from the lowest-index-number SIMD operation. Contact Imperas if requirements for exception reporting differ from these.

Trapped exceptions not are implemented in this variant (FPTrap=0)

#### 1.5.4 Generic Timer

Generic Timer is present. Use parameter "override\_timerScaleFactor" to specify the counter rate as a fraction of the processor MIPS rate (e.g. 10 implies Generic Timer counters increment once every 10 processor instructions).

#### 1.5.5 Generic Interrupt Controller

GIC block is implemented (GICv2, including security extensions). Accesses to GIC registers can be viewed externally by connecting to the 32-bit GICRegisters bus port. Secure register accesses are at offset 0x0 on this bus; for example, a secure access to GIC register GICD\_CTLR can be observed by monitoring address 0x00001000. Non-secure accesses are at offset 0x80000000 on this bus; for example, a non-secure access to GIC register GICD\_CTLR can be observed by monitoring address 0x80001000

### 1.6 Debug Mask

It is possible to enable model debug features in various categories. This can be done statically using the "override\_debugMask" parameter, or dynamically using the "debugflags" command. Enabled debug features are specified using a bitmask value, as follows:

Value 0x004: enable debugging of MMU/MPU mappings.

Value 0x020: enable debugging of reads and writes of GIC block registers.

Value 0x040: enable debugging of exception routing via the GIC model component.

Value 0x080: enable debugging of all system register accesses.

Value 0x100: enable debugging of all traps of system register accesses.

Value 0x200: enable verbose debugging of other miscellaneous behavior (for example, the reason why a particular instruction is undefined).

Value 0x400: enable debugging of Performance Monitor timers

Value 0x800: enable dynamic validation of TLB entries against in-memory page table contents (finds some classes of error where page table entries are updated without a subsequent flush of affected TLB entries).

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

### 1.7 AArch32 Unpredictable Behavior

Many AArch32 instruction behaviors are described in the ARM ARM as CONSTRAINED UN-PREDICTABLE. This section describes how such situations are handled by this model.

#### 1.7.1 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width SMULL, or some VMOV variants), and such instructions are CONSTRAINED UNPREDICTABLE if the same target register is specified in both positions. In this model, such instructions are treated as UNDEFINED.

#### 1.7.2 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. VSTM, VLDM, VPUSH, VPOP) are CONSTRAINED UNPREDICTABLE if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated as UNDEFINED.

#### 1.7.3 Floating Point VLD[2-4]/VST[2-4] Range Overflow

Instructions that load or store a fixed number of floating point registers (e.g. VST2, VLD2) are CONSTRAINED UNPREDICTABLE if the upper register bound exceeds the number of implemented floating point registers. In this model, these instructions load and store using modulo 32 indexing (consistent with AArch64 instructions with similar behavior).

#### 1.7.4 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as CONSTRAINED UNPREDICTABLE, this model treats that instruction as UNDEFINED.

#### 1.7.5 Use of R13

In architecture variants before ARMv8, use of R13 was described as CONSTRAINED UNPRE-DICTABLE in many circumstances. From ARMv8, most of these situations are no longer considered unpredictable. This model allows R13 to be used like any other GPR, consistent with the ARMv8 specification.

#### 1.7.6 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP;

Value "raz\_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed (but are not interworking).

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictable R15" is "undefined".

#### 1.7.7 Unpredictable Instructions in Some Modes

Some instructions are described as CONSTRAINED UNPREDICTABLE in some modes only (for example, MSR accessing SPSR is CONSTRAINED UNPREDICTABLE in User and System modes). This model allows such use to be configured using the parameter "unpredictableModal", which can have values "undefined" or "nop". See the previous section for more information about the meaning of these values.

In this variant, the default value of "unpredictableModal" is "nop".

### 1.8 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

#### 1.8.1 Memory Transaction Query

Two registers are intended for use within memory callback functions to provide additional information about the current memory access. Register transactPL indicates the processor execution level of the current access (0-3). Note that for load/store translate instructions (e.g. LDRT, STRT) the reported execution level will be 0, indicating an EL0 access. Register transactAT indicates the type of memory access: 0 for a normal read or write; and 1 for a physical access resulting from a page table walk.

#### 1.8.2 Page Table Walk Query

A banked set of registers provides information about the most recently completed page table walk. There are up to six banks of registers: bank 0 is for stage 1 walks, bank 1 is for stage 2 walks, and banks 2-5 are for stage 2 walks initiated by stage 1 level 0-3 entry lookups, respectively. Banks 1-5 are present only for processors with virtualization extensions. The currently active bank can be set using register PTWBankSelect. Register PTWBankValid is a bitmask indicating which banks contain valid data: for example, the value 0xb indicates that banks 0, 1 and 3 contain valid data.

Within each bank, there are registers that record addresses and values read during that page table walk. Register PTWBase records the table base address, register PTWInput contains the input address that starts a walk, register PTWOutput contains the result address and register PTWPgSize contains the page size (PTWOutput and PTWPgSize are valid only if the page table walk completes). Registers PTWAddressL0-PTWAddressL3 record the addresses of level 0 to level 3 entries read, respectively. Register PTWAddressValid is a bitmask indicating which address registers contain valid data: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 5 indicates PTWInput, bit 6 indicates both PTWOutput and PTWPgSize. For example, the value 0x73 indicates that PTWBase, PTWInput, PTWOutput, PTWPgSize and PTWAddressL0-L1 are valid but PTWAddressL2-L3 are not. Register PTWAddressNS is a bitmask indicating whether an address is in non-secure memory: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 6 indicates PTWOutput (PTWInput is a VA and thus has no secure/non-secure info). Registers PTWValueL0-PTWValueL3 contain page table entry values read at level 0 to level 3. Register PTWValueValid is a bitmask indicating which value registers contain valid data: bits 0-3 indicate PTWValueL0-PTWValueL3, respectively.

#### 1.8.3 Artifact Page Table Walks

Registers are also available to enable a simulation environment to initiate an artifact page table walk (for example, to determine the ultimate PA corresponding to a given VA). Register PTWI\_EL1S initiates a secure EL1 table walk for a fetch. Register PTWD\_EL1S initiates a secure EL1 table walk for a load or store (note that current ARM processors have unified TLBs, so these registers are synonymous). Registers PTW[ID]\_EL1NS initiate walks for non-secure EL1 accesses. Registers PTW[ID]\_EL2 initiate EL2 walks. Registers PTW[ID]\_S2 initiate stage 2 walks. Registers PTW[ID]\_EL3 initiate AArch64 EL3 walks. Finally, registers PTW[ID]\_current initiate current-mode walks (useful in a memory callback context). Each walk fills the query registers described above.

#### 1.8.4 MMU and Page Table Walk Events

Two events are available that allow a simulation environment to be notified on MMU and page table walk actions. Event mmuEnable triggers when any MMU is enabled or disabled. Event pageTableWalk triggers on completion of any page table walk (including artifact walks).

#### 1.8.5 Artifact Address Translations

A simulation environment can trigger an artifact address translation operation by writing to the architectural address translation registers (e.g. ATS1CPR). The results of such translations are written to an integration support register artifactPAR, instead of the architectural PAR register. This means that such artifact writes will not perturb architectural state.

#### 1.8.6 TLB Invalidation

A simulation environment can cause TLB state for one or more address translation regimes in the processor to be flushed by writing to the artifact register ResetTLBs. The argument is a bitmask

value, in which non-zero bits select the TLBs to be flushed, as follows:

Bit 0: EL0/EL1 stage 1 secure TLB

Bit 1: EL0/EL1 stage 1 non-secure TLB

Bit 2: EL2 stage 1 non-secure TLB

Bit 3: EL0/EL1 stage 2 non-secure TLB

#### 1.8.7 Halt Reason Introspection

An artifact register HaltReason can be read to determine the reason or reasons that a processor is halted. This register is a bitfield, with the following encoding: bit 0 indicates the processor has executed a wait-for-event (WFE) instruction; bit 1 indicates the processor has executed a wait-for-interrupt (WFI) instruction; and bit 2 indicates the processor is held in reset.

#### 1.8.8 System Register Access Monitor

If parameter "enableSystemMonitorBus" is True, an artifact 32-bit bus "SystemMonitor" is enabled for each PE. Every system register read or write by that PE is then visible as a read or write on this artifact bus, and can therefore be monitored using callbacks installed in the client environment (use opBusReadMonitorAdd/opBusWriteMonitorAdd or icmAddBusReadCallback/icmAddBusWriteCallback, depending on the client API). The format of the address on the bus is as follows:

bits 31:26 - zero

bit 25 - 1 if AArch64 access, 0 if AArch32 access

bit 24 - 1 if non-secure access, 0 if secure access

bits 23:20 - CRm value

bits 19:16 - CRn value

bits 15:12 - op2 value

bits 11:8 - op1 value

bits 7:4 - op0 value (AArch64) or coprocessor number (AArch32)

bits 3:0 - zero

As an example, to view non-secure writes to writes to CNTFRQ\_EL0 in AArch64 state, install a write monitor on address range 0x020e0330:0x020e0333.

#### 1.8.9 System Register Implementation

If parameter "enableSystemBus" is True, an artifact 32-bit bus "System" is enabled for each PE. Slave callbacks installed on this bus can be used to implement modified system register behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). The format of the

### Configuration

#### 2.1 Location

This model's VLNV is arm.ovpworld.org/processor/arm/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/arm.ovpworld.org/processor/arm/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/arm.ovpworld.org/processor/arm/1.0

#### 2.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/arm-none-eabi-gdb.

### 2.3 Semi-Host Library

The default semi-host library file is arm.ovpworld.org/semihosting/armNewlib/1.0

#### 2.4 Processor Endian-ness

This is a LITTLE endian model.

### 2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

#### 2.6 Processor ELF code

The ELF code supported by this model is: 0x28.

# All Variants in this model

This model has these variants

Variant	Description
ARMv4T	
ARMv4xM	
ARMv4	
ARMv4TxM	
ARMv5xM	
ARMv5	
ARMv5TxM	
ARMv5T	
ARMv5TExP	
ARMv5TE	
ARMv5TEJ	
ARMv6	
ARMv6K	
ARMv6T2	
ARMv6KZ	
ARMv7	
ARM7TDMI	
ARM7EJ-S	
ARM720T	
ARM920T	
ARM922T	
ARM926EJ-S	
ARM940T	
ARM946E	
ARM966E	
ARM968E-S	
ARM1020E	
ARM1022E	
ARM1026EJ-S	
ARM1136J-S	
ARM1156T2-S	

ARM1176JZ-S	
Cortex-R4	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Cortex-R4F	
Cortex-R82MPx1	
Cortex-R82MPx2	
Cortex-R82MPx3	
Cortex-R82MPx4	
Cortex-R82MPx5	
Cortex-R82MPx6	
Cortex-R82MPx7	
Cortex-R82MPx8	
Cortex-A5UP	
Cortex-A5MPx1	
Cortex-A5MPx2	
Cortex-A5MPx3	
Cortex-A5MPx4	
Cortex-A8	
Cortex-A9UP	
Cortex-A9MPx1	
Cortex-A9MPx2	
Cortex-A9MPx3	
Cortex-A9MPx4	
Cortex-A7UP	
Cortex-A7MPx1	
Cortex-A7MPx2	
Cortex-A7MPx3	
Cortex-A7MPx4	
Cortex-A15UP	
Cortex-A15MPx1	
Cortex-A15MPx2	(described in this document)
Cortex-A15MPx3	
Cortex-A15MPx4	
Cortex-A17MPx1	
Cortex-A17MPx2	
Cortex-A17MPx3	
Cortex-A17MPx4	
AArch32	
AArch64	
Cortex-A32MPx1	
Cortex-A32MPx2	
Cortex-A32MPx3	
Cortex-A32MPx4	
Cortex-A35MPx1	
Cortex-A35MPx2	
Cortex-A35MPx3	

Cortex-A35MPx4	
Cortex-A53MPx1	
Cortex-A53MPx2	
Cortex-A53MPx3	
Cortex-A53MPx4	
Cortex-A55MPx1	
Cortex-A55MPx2	
Cortex-A55MPx3	
Cortex-A55MPx4	
Cortex-A57MPx1	
Cortex-A57MPx2	
Cortex-A57MPx3	
Cortex-A57MPx4	
Cortex-A72MPx1	
Cortex-A72MPx2	
Cortex-A72MPx3	
Cortex-A72MPx4	
Cortex-A73MPx1	
Cortex-A73MPx2	
Cortex-A73MPx3	
Cortex-A73MPx4	
Cortex-A75MPx1	
Cortex-A75MPx2	
Cortex-A75MPx3	
Cortex-A75MPx4	
MultiCluster	

Table 3.1: All Variants in this model

### **Bus Master Ports**

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	41	mandatory	
DATA	32	41	optional	
GICRegisters	32	32	optional	GIC memory-mapped register block

Table 4.1: Bus Master Ports

# **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

Name	Type	Connect?	Description
SPI32	input	optional	Shared peripheral interrupt
SPI33	input	optional	Shared peripheral interrupt
SPI34	input	optional	Shared peripheral interrupt
SPI35	input	optional	Shared peripheral interrupt
SPI36	input	optional	Shared peripheral interrupt
SPI37	input	optional	Shared peripheral interrupt
SPI38	input	optional	Shared peripheral interrupt
SPI39	input	optional	Shared peripheral interrupt
SPI40	input	optional	Shared peripheral interrupt
SPI41	input	optional	Shared peripheral interrupt
SPI42	input	optional	Shared peripheral interrupt
SPI43	input	optional	Shared peripheral interrupt
SPI44	input	optional	Shared peripheral interrupt
SPI45	input	optional	Shared peripheral interrupt
SPI46	input	optional	Shared peripheral interrupt
SPI47	input	optional	Shared peripheral interrupt
SPI48	input	optional	Shared peripheral interrupt
SPI49	input	optional	Shared peripheral interrupt
SPI50	input	optional	Shared peripheral interrupt
SPI51	input	optional	Shared peripheral interrupt
SPI52	input	optional	Shared peripheral interrupt
SPI53	input	optional	Shared peripheral interrupt
SPI54	input	optional	Shared peripheral interrupt
SPI55	input	optional	Shared peripheral interrupt
SPI56	input	optional	Shared peripheral interrupt
SPI57	input	optional	Shared peripheral interrupt
SPI58	input	optional	Shared peripheral interrupt
SPI59	input	optional	Shared peripheral interrupt
SPI60	input	optional	Shared peripheral interrupt
SPI61	input	optional	Shared peripheral interrupt
SPI62	input	optional	Shared peripheral interrupt

SPI63	input	optional	Shared peripheral interrupt
SPI64	input	optional	Shared peripheral interrupt
SPI65	input	optional	Shared peripheral interrupt
SPI66	input	optional	Shared peripheral interrupt  Shared peripheral interrupt
SPI67		-	
	input	optional	Shared peripheral interrupt
SPI68	input	optional	Shared peripheral interrupt
SPI69	input	optional	Shared peripheral interrupt
SPI70	input	optional	Shared peripheral interrupt
SPI71	input	optional	Shared peripheral interrupt
SPI72	input	optional	Shared peripheral interrupt
SPI73	input	optional	Shared peripheral interrupt
SPI74	input	optional	Shared peripheral interrupt
SPI75	input	optional	Shared peripheral interrupt
SPI76	input	optional	Shared peripheral interrupt
SPI77	input	optional	Shared peripheral interrupt
SPI78	input	optional	Shared peripheral interrupt
SPI79	input	optional	Shared peripheral interrupt
SPI80	input	optional	Shared peripheral interrupt
SPI81	input	optional	Shared peripheral interrupt
SPI82	input	optional	Shared peripheral interrupt
SPI83	input	optional	Shared peripheral interrupt
SPI84	input	optional	Shared peripheral interrupt
SPI85	input	optional	Shared peripheral interrupt
SPI86	input	optional	Shared peripheral interrupt
SPI87	input	optional	Shared peripheral interrupt
SPI88	input	optional	Shared peripheral interrupt
SPI89	input	optional	Shared peripheral interrupt
SPI90	input	optional	Shared peripheral interrupt
SPI91	input	optional	Shared peripheral interrupt
SPI92	input	optional	Shared peripheral interrupt
SPI93	input	optional	Shared peripheral interrupt
SPI94	input	optional	Shared peripheral interrupt
SPI95	input	optional	Shared peripheral interrupt
SPIVector	input	optional	Shared peripheral interrupt vectorized in-
		op oroniar	put
periphReset	input	optional	Peripheral reset (active high)
CFGSDISABLE	input	optional	Secure configuration lockdown (active
		S P (1011001	high)
EVENTI	input	optional	Event input signal, active on rising edge
EVENTO	output	optional	Event output signal, active on rising edge
PPI16_CPU0	input	optional	Private peripheral interrupt
PPI17_CPU0	input	optional	Private peripheral interrupt
PPI18_CPU0	input	optional	Private peripheral interrupt
PPI19_CPU0	input	optional	Private peripheral interrupt
PPI20_CPU0	input	optional	Private peripheral interrupt
	1 1	1	I I T T T T T

PPI21_CPU0	input	optional	Private peripheral interrupt
PPI22_CPU0	input	optional	Private peripheral interrupt
PPI23_CPU0	input	optional	Private peripheral interrupt
PPI24_CPU0	input	optional	Private peripheral interrupt
PPI25_CPU0	input	optional	Private peripheral interrupt
PPI26_CPU0	input	optional	Private peripheral interrupt
PPI27_CPU0	input	optional	Private peripheral interrupt
PPI28_CPU0	input	optional	Private peripheral interrupt
PPI29_CPU0	input	optional	Private peripheral interrupt
PPI30_CPU0	input	optional	Private peripheral interrupt
PPI31_CPU0	input	optional	Private peripheral interrupt
CNTVIRQ_CPU0	output	optional	EL1 Virtual timer event (active high)
CNTPSIRQ_CPU0	output	optional	EL3 Physical timer event (active high)
CNTPNSIRQ_CPU0	output	optional	EL1 Physical timer event (active high)
CNTPHPIRQ_CPU0	output	optional	Non-secure EL2 Physical timer event (ac-
•	_	=	tive high)
IRQOUT_CPU0	output	optional	IRQ wakeup
FIQOUT_CPU0	output	optional	FIQ wakeup
CLUSTERIDAFF1	input	optional	Configure MPIDR.Aff1
CLUSTERIDAFF2	input	optional	Configure MPIDR.Aff2
VINITHI_CPU0	input	optional	Configure HIVECS mode (SCTLR.V)
CFGEND_CPU0	input	optional	Configure exception endianness (SCTLR.EE)
CFGTE_CPU0	input	optional	Configure exception state at reset (SCTLR.TE)
reset_CPU0	input	optional	Processor reset, active high
fiq_CPU0	input	optional	FIQ interrupt, active high (negation of nFIQ)
irq_CPU0	input	optional	IRQ interrupt, active high (negation of nIRQ)
sei_CPU0	input	optional	System error interrupt, active on rising edge (negation of nSEI)
vfiq_CPU0	input	optional	Virtual FIQ interrupt, active high (negation of nVFIQ)
virq_CPU0	input	optional	Virtual IRQ interrupt, active high (negation of nVIRQ)
vsei_CPU0	input	optional	Virtual system error interrupt, active on rising edge (negation of nVSEI)
AXI_SLVERR_CPU0	input	optional	AXI external abort type (DECERR=0, SLVERR=1)
CP15SDISABLE_CPU0	input	optional	CP15SDISABLE (active high)
PPI16_CPU1	input	optional	Private peripheral interrupt
PPI17_CPU1	_	optional	Private peripheral interrupt
	input	opuonar	1 Trvate peripheral interrupt
PPI18_CPU1	input	optional	Private peripheral interrupt

PPI21.CPU1 input optional Private peripheral interrupt PPI22.CPU1 input optional Private peripheral interrupt PPI23.CPU1 input optional Private peripheral interrupt PPI24.CPU1 input optional Private peripheral interrupt PPI25.CPU1 input optional Private peripheral interrupt PPI25.CPU1 input optional Private peripheral interrupt PPI25.CPU1 input optional Private peripheral interrupt PPI27.CPU1 input optional Private peripheral interrupt PPI27.CPU1 input optional Private peripheral interrupt PPI29.CPU1 input optional Private peripheral interrupt PPI29.CPU1 input optional Private peripheral interrupt PPI30.CPU1 input optional Private peripheral interrupt PPI31.CPU1 input optional Private peripheral interrupt PPI31.CPU1 input optional PPI31.CPU1 input optional EL1 Virtual timer event (active high) CNTPSIRQ.CPU1 output optional EL3 Physical timer event (active high) CNTPNSIRQ.CPU1 output optional EL3 Physical timer event (active high) CNTPHPIRQ.CPU1 output optional EL3 Physical timer event (active high) EL3 Physical timer event (active high) CNTPHPIRQ.CPU1 output optional EL3 Physical timer event (active high) IRQ wakeup FIQOUT.CPU1 output optional FIQ wakeup FIQUT.CPU1 input optional Configure HIVECS mode (SCTLR.V) CPGEND.CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE.CPU1 input optional Processor reset, active high (negation of nIFQ)  sei.CPU1 input optional FIQ interrupt, active high (negation of nIFQ)  viq.CPU1 input optional System error interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  vie.CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI.SLVERR.CPU1 input optional CP15SDISABLE (active high)	PPI20_CPU1	input	optional	Private peripheral interrupt
PPI22_CPU1 input optional Private peripheral interrupt PPI23_CPU1 input optional Private peripheral interrupt PPI24_CPU1 input optional Private peripheral interrupt PPI25_CPU1 input optional Private peripheral interrupt PPI26_CPU1 input optional Private peripheral interrupt PPI26_CPU1 input optional Private peripheral interrupt PPI27_CPU1 input optional Private peripheral interrupt PPI28_CPU1 input optional Private peripheral interrupt PPI29_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 output optional Private peripheral interrupt PPI31_CPU1 output optional EL1 Virtual timer event (active high) EL1 Virtual timer event (active high) EL1 Physical timer event (active high) CNTPSIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional RPQ wakeup PIQUT_CPU1 output optional PIQ wakeup PIQUT_CPU1 output optional PIQ wakeup PIQUT_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGEND_CPU1 input optional Processor reset, active high (negation of nFIQ)  reset_CPU1 input optional PIQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional PIQ interrupt, active high (negation of nIRQ)  vrq_CPU1 input optional PIQ interrupt, active high (negation of nVFIQ)  vrq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  vrq_CPU1 input optional PIQ Virtual RPQ interrupt, active on rising edge (negation of nVFIQ)  Vrq_CPU1 input optional PIQ Virtual RAXI external abort type (DECERR=0, SLVERR=1)	PPI21_CPU1	input	optional	Private peripheral interrupt
PPI23.CPU1 input optional Private peripheral interrupt PPI24.CPU1 input optional Private peripheral interrupt PPI25.CPU1 input optional Private peripheral interrupt PPI26.CPU1 input optional Private peripheral interrupt PPI27.CPU1 input optional Private peripheral interrupt PPI28.CPU1 input optional Private peripheral interrupt PPI28.CPU1 input optional Private peripheral interrupt PPI29.CPU1 input optional Private peripheral interrupt PPI30.CPU1 input optional Private peripheral interrupt PPI31.CPU1 input optional Private peripheral interrupt PPI31.CPU1 output optional Private peripheral interrupt PPI31.CPU1 output optional Private peripheral interrupt PPI31.CPU1 output optional EL1 Virtual timer event (active high) CNTPSIRQ.CPU1 output optional EL3 Physical timer event (active high) CNTPHPIRQ.CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ.CPU1 output optional EL1 Physical timer event (active high) IRQOUT.CPU1 output optional IRQ wakeup FIQOUT.CPU1 output optional Configure HIVECS mode (SCTLR.V) CFGEND.CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE.CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset.CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  sei.CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  viq.CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq.CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  viq.CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  viq.CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)	PPI22_CPU1	input	optional	Private peripheral interrupt
PPI24.CPU1 input optional Private peripheral interrupt PPI25.CPU1 input optional Private peripheral interrupt PPI26.CPU1 input optional Private peripheral interrupt PPI27.CPU1 input optional Private peripheral interrupt PPI28.CPU1 input optional Private peripheral interrupt PPI29.CPU1 input optional Private peripheral interrupt PPI29.CPU1 input optional Private peripheral interrupt PPI30.CPU1 input optional Private peripheral interrupt PPI31.CPU1 input optional Private peripheral interrupt PPI31.CPU1 output optional Private peripheral interrupt PPI31.CPU1 output optional EL1 Virtual timer event (active high) CNTPNSIRQ.CPU1 output optional EL1 Physical timer event (active high) CNTPNSIRQ.CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ.CPU1 output optional Non-secure EL2 Physical timer event (active high) IRQOUT.CPU1 output optional RQ wakeup VINITHI.CPU1 input optional Configure HIVECS mode (SCTLR.V) CFGEND.CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE.CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset_CPU1 input optional Processor reset, active high (negation of nFIQ) irq_CPU1 input optional RQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)	PPI23_CPU1	input		
PPI26_CPU1 input optional Private peripheral interrupt optional PI27_CPU1 input optional PI28_CPU1 input optional PI28_CPU1 input optional PI28_CPU1 input optional PI29_CPU1 input optional EL1 Virtual timer event (active high) CNTPSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPNSIRQ_CPU1 output optional EL1 Physical timer event (active high) Non-secure EL2 Physical timer event (active high) Non-secure EL2 Physical timer event (active high) PIQOUT_CPU1 output optional PIQ wakeup PIQOUT_CPU1 input optional Configure HIVECS mode (SCTLR.V) CONFIGURE EXCEPTION INPUT OPTIONAL CONFIGURE EXCEPTION INPUT OPTIONAL CONFIGURE EXCEPTION INPUT OPTIONAL CONFIGURE EXCEPTION EXCEPTION INPUT OPTIONAL PIQ INPUT OPTIONAL	PPI24_CPU1	input	optional	
PPI27_CPU1 input optional Private peripheral interrupt PPI28_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt CNTVIRQ_CPU1 output optional EL1 Virtual timer event (active high) CNTPSIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPNSIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional RQ wakeup IRQOUT_CPU1 output optional PIQ wakeup VINITHL_CPU1 input optional Configure HIVECS mode (SCTLR.V) CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Processor reset, active high fiq_CPU1 input optional IRQ interrupt, active high (negation of nFIQ) irq_CPU1 input optional IRQ interrupt, active high (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional i	PPI25_CPU1	input	optional	Private peripheral interrupt
PPI28_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 output optional EL1 Virtual timer event (active high) CNTPNSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPNSIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional IRQ wakeup CNTPHPIRQ_CPU1 input optional FIQ wakeup VINTHL_CPU1 input optional Configure HIVECS mode (SCTLR_V) CFGEND_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGTE_CPU1 input optional Processor reset, active high (negation of nFIQ) irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ) sei_CPU1 input optional input optional System error interrupt, active high (negation of nVFIQ) vfq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ) vrq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ) vrq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ) vrq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ) vrq_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVSEI) AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	PPI26_CPU1	input	optional	Private peripheral interrupt
PPI29_CPU1 input optional Private peripheral interrupt PPI30_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt CNTVIRQ_CPU1 output optional ELI Virtual timer event (active high) CNTPNSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional Non-secure EL2 Physical timer event (active high) IRQOUT_CPU1 output optional IRQ wakeup FIQOUT_CPU1 output optional FIQ wakeup VINITHL_CPU1 input optional Configure HIVECS mode (SCTLR.V) CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  sei_CPU1 input optional System error interrupt, active high (negation of nIRQ)  sei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  virq_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	PPI27_CPU1	input	optional	Private peripheral interrupt
PPI30_CPU1 input optional Private peripheral interrupt PPI31_CPU1 input optional Private peripheral interrupt CNTVIRQ_CPU1 output optional EL1 Virtual timer event (active high) CNTPNSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPNSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional Non-secure EL2 Physical timer event (active high) IRQOUT_CPU1 output optional IRQ wakeup FIQOUT_CPU1 output optional FIQ wakeup VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR.V) CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional FIQ interrupt, active high (negation of nFIQ) irq_CPU1 input optional FIQ interrupt, active high (negation of nIRQ) sei_CPU1 input optional System error interrupt, active high (negation of nVFIQ) virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ) vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	PPI28_CPU1	input	optional	Private peripheral interrupt
PPI31_CPU1 input optional Private peripheral interrupt CNTVIRQ_CPU1 output optional EL1 Virtual timer event (active high) CNTPSIRQ_CPU1 output optional EL3 Physical timer event (active high) CNTPNSIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional EL1 Physical timer event (active high) CNTPHPIRQ_CPU1 output optional IRQ wakeup FIQOUT_CPU1 output optional FIQ wakeup VINITHL_CPU1 input optional Configure HIVECS mode (SCTLR_V) CFGEND_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGTE_CPU1 input optional Configure exception state at reset (SCTLR_TE)  reset_CPU1 input optional Processor reset, active high (negation of nFIQ) irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  virq_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	PPI29_CPU1	input	optional	Private peripheral interrupt
CNTVIRQ_CPU1 output optional EL1 Virtual timer event (active high)  CNTPSIRQ_CPU1 output optional EL3 Physical timer event (active high)  CNTPNSIRQ_CPU1 output optional EL1 Physical timer event (active high)  CNTPHPIRQ_CPU1 output optional RQ wakeup  IRQOUT_CPU1 output optional IRQ wakeup  FIQOUT_CPU1 input optional FIQ wakeup  VINITHL_CPU1 input optional Configure HIVECS mode (SCTLR_V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGTE_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional System error interrupt, active high (negation of nIRQ)  sei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nIRQ)  viq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  virq_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	PPI30_CPU1	input	optional	Private peripheral interrupt
CNTPSIRQ_CPU1 output optional class Physical timer event (active high)  CNTPNSIRQ_CPU1 output optional class Physical timer event (active high)  CNTPHPIRQ_CPU1 output optional Non-secure EL2 Physical timer event (active high)  IRQOUT_CPU1 output optional IRQ wakeup  FIQOUT_CPU1 output optional FIQ wakeup  VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR_V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGTE_CPU1 input optional Processor reset, active high  fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)	PPI31_CPU1	input	optional	Private peripheral interrupt
CNTPNSIRQ_CPU1 output optional CNTPHPIRQ_CPU1 output optional Non-secure EL2 Physical timer event (active high)  RQOUT_CPU1 output optional IRQ wakeup  FIQOUT_CPU1 output optional FIQ wakeup  VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR_V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR_EE)  CFGTE_CPU1 input optional Processor reset, active high  fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional System error interrupt, active high (negation of nIRQ)  sei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  viq_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	CNTVIRQ_CPU1	output	optional	EL1 Virtual timer event (active high)
CNTPHPIRQ_CPU1 output optional Non-secure EL2 Physical timer event (active high)  IRQOUT_CPU1 output optional IRQ wakeup  FIQOUT_CPU1 input optional FIQ wakeup  VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR.V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Processor reset, active high input optional input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional System error interrupt, active high (negation of nIRQ)  sei_CPU1 input optional Virtual FIQ interrupt, active high (negation of nSEI)  vfiq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI_external abort type (DECERR=0, SLVERR=1)	CNTPSIRQ_CPU1	output	optional	EL3 Physical timer event (active high)
IRQOUT_CPU1 output optional IRQ wakeup  FIQOUT_CPU1 output optional FIQ wakeup  VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR.V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset_CPU1 input optional Processor reset, active high (negation of nFIQ)  irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual System error interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI_external abort type (DECERR=0, SLVERR=1)	CNTPNSIRQ_CPU1	output	optional	EL1 Physical timer event (active high)
IRQOUT_CPU1	CNTPHPIRQ_CPU1	output	optional	Non-secure EL2 Physical timer event (ac-
FIQOUT_CPU1 output optional FIQ wakeup  VINITHLCPU1 input optional Configure HIVECS mode (SCTLR.V)  CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)				tive high)
VINITHI_CPU1 input optional Configure HIVECS mode (SCTLR.V)  CFGEND_CPU1 input optional (SCTLR.EE)  CFGTE_CPU1 input optional (SCTLR.EE)  reset_CPU1 input optional Processor reset, active high (negation of nFIQ)  irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual System error interrupt, active on rising edge (negation of nVFIQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	IRQOUT_CPU1	output	optional	IRQ wakeup
CFGEND_CPU1 input optional Configure exception endianness (SCTLR.EE)  CFGTE_CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	FIQOUT_CPU1	output	optional	FIQ wakeup
CFGTE_CPU1 input optional Configure exception state at reset (SCTLR.TE)  reset_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  virq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual system error interrupt, active high (negation of nVFIQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)		input	optional	Configure HIVECS mode (SCTLR.V)
reset_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ) irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual system error interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	CFGEND_CPU1	input	optional	
reset_CPU1 input optional Processor reset, active high fiq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  reset_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	CFGTE_CPU1	input	optional	
inq_CPU1 input optional FIQ interrupt, active high (negation of nFIQ)  sei_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	reset_CPU1	input	optional	Processor reset, active high
irq_CPU1 input optional IRQ interrupt, active high (negation of nIRQ)  sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	fiq_CPU1		_	FIQ interrupt, active high (negation of
sei_CPU1 input optional System error interrupt, active on rising edge (negation of nSEI)  vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	irq_CPU1	input	optional	IRQ interrupt, active high (negation of
vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	sei_CPU1	input	optional	1
vfiq_CPU1 input optional Virtual FIQ interrupt, active high (negation of nVFIQ)  virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)		•	•	
virq_CPU1 input optional Virtual IRQ interrupt, active high (negation of nVIRQ)  vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	vfiq_CPU1	input	optional	
vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)		_	=	
vsei_CPU1 input optional Virtual system error interrupt, active on rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	virq_CPU1	input	optional	Virtual IRQ interrupt, active high (nega-
rising edge (negation of nVSEI)  AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)				tion of nVIRQ)
AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)	vsei_CPU1	input	optional	Virtual system error interrupt, active on
AXI_SLVERR_CPU1 input optional AXI external abort type (DECERR=0, SLVERR=1)		_	=	
SLVERR=1)	AXI_SLVERR_CPU1	input	optional	, _ ,
CP15SDISABLE CPU1 input optional CP15SDISABLE (active high)				SLVERR=1)
of tool to the part of tool tool tool tool tool tool tool	CP15SDISABLE_CPU1	input	optional	CP15SDISABLE (active high)

Table 6.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

# Formal Parameters

Name	Type	Description
verbose	Boolean	Specify verbosity of output
suppressCPSWarnings	Boolean	Suppress duplicate warnings generated using
		ARM_CP_CPSI or ARM_CP_CPSD message identi-
		fiers
showHiddenRegs	Boolean	Show hidden registers during register tracing
UAL	Boolean	Disassemble using UAL syntax
disableGICModel	Boolean	Disable the internal GIC model entirely
enable $GICv2\_64kB\_Page$	Boolean	Enable 64kB page size for GICv2 memory-mapped regis-
		ter groups (Xilinx Zynq Ultrascale support)
enableVFPAtReset	Boolean	Enable vector floating point (SIMD and VFP) instruc-
		tions at reset. (Enables cp10/11 in CPACR and sets
		FPEXC.EN)
enableSystemBus	Boolean	Add 32-bit artifact System bus port, allowing system reg-
		isters to be externally implemented
enableSystemMonitorBus	Boolean	Add 32-bit artifact SystemMonitor bus port, allowing sys-
		tem register accesses to be externally monitored
compatibility	Enumeration	Specify compatibility mode
	ISA	
	gdb	
	nopSVC	
unpredictableR15	Enumeration	Specify behavior for UNPREDICTABLE uses of AArch32
_		R15 register
	undefined	
	nop	
	raz_wi	
	execute	
	assert	
unpredictableModal	Enumeration	Specify behavior for UNPREDICTABLE instructions in
		certain AArch32 modes (for example, MRS using SPSR
		in System mode)
	undefined	
	nop	
	assert	
maxSIMDUnroll	Uns32	If SIMD operations are supported, specify the maximum
		number of parallel SIMD operations to unroll (unrolled
		operations can be faster, but produce more verbose JIT
		code)
override_debugMask	Uns32	Specifies debug mask, enabling debug output for model
<u> </u>		components

thumbNoCond Boolean Boolean Specify whether trapped Thumb instructions set CV=1 and COND field in syndrome (if False, both are zero)  override.numCPUs Uns32 Specify whether trapped Thumb instructions set CV=1 and COND field in syndrome (if False, both are zero)  override.affinityMask Uns32 Specify bitmask of implemented affinity bits in format Affix-Aff1.Aff1.Aff1.Aff1.Aff1.Aff2.Aff1.Aff1.	ASIDCacheSize	Uns32	Specifies the number of different ASIDs for which TLB
override_affinityMask  Uns32 Specify bitmask of implemented affinity bits in format Aff8:Aff2:Aff1:Aff0 (seach a byte) override_Aff1 (bit of implemented affinity bits in format Aff8:Aff2:Aff1:Aff1 (bit of implemented in MPIDR_AMPIDR_ELI register (also possible by miting_CLUSTERIDAFF1 configuration net) override_MPIDR_Aff1 Override_Aff1 (bit in MPIDR_MPIDR_ELI register (also possible by writing_CLUSTERIDAFF2 configuration net) override_MPIDR_Aff3 Uns32 Override_Aff3 (bit in MPIDR_MPIDR_ELI register (also possible by writing_CLUSTERIDAFF2 configuration net) override_freeDexPresent Over			
werride_AffinityMask Uns32 Specifies that processor is multithreaded override_MPIDR_Aff0 Uns32 Override Aff0 field in MPIDR/MPIDR_ELI register (also override_MPIDR_Aff1 Uns32 Override Aff0 field in MPIDR/MPIDR_ELI register (also override_MPIDR_Aff1 Uns32 Override Aff0 field in MPIDR/MPIDR_ELI register (also override_MPIDR_Aff1 Uns32 Override Aff0 field in MPIDR/MPIDR_ELI register (also override_MPIDR_Aff2 Uns32 Override Aff0 field in MPIDR/MPIDR_ELI register (also possible by writing CLUSTERIDAFF2 configuration net) override_MPIDR_Aff3 Uns32 Override Aff0 field in MPIDR_ELI register (also possible by writing CLUSTERIDAFF2 configuration net) override_fesePresent Boolean Specifies that PCSE is present (if true) override_fesePresent Boolean Specifies that PCSE is present (if true) override_deavPresent Boolean Specifies that the PPEXC_DEX register field is implemented (if true) override_deavPresent Uns32 Specifies that Advanced SIMD extensions are present (if true) override_deavPresent Boolean Specifies that Advanced SIMD extensions are present (if true) override_deavPresent Uns32 Specifies that VFP extensions are present (if true) override_deavPresent Uns32 Specifies that present of MIPS rate to use for MPCore override_dicated ove	thumbNoCond	Boolean	
override.MPIDR.MT     Boolean    Specifies that processor is multithreaded	override_numCPUs	Uns32	Specify the number of cores in a multiprocessor (maxi-
override_MPIDR_Aff0  Override_	override_affinityMask	Uns32	
override.MPIDR.Aff1         Uns32         Override Aff1 field in MPIDR/MPIDR.EL1 register (also possible by writing CLUSTERIDAFF1 configuration net)           override.MPIDR.Aff2         Uns32         Override Aff2 field in MPIDR/MPIDR.EL1 register (also possible by writing CLUSTERIDAFF2 configuration net)           override.MPIDR.Aff3         Uns32         Override Aff field in MPIDR EL1 register (also possible by writing CLUSTERIDAFF2 configuration net)           override.fesePresent         Boolean         Specifies that CES is present (if true)           override.advSIMDPresent         Boolean         Specifies that the FPEXC.DEX register field is implemented (if true)           override.vpPresent         Boolean         Specifies that Advanced SIMD extensions are present (if true)           override.physicalBits         Uns32         Specifies the implemented physical bus bits (defaults to connected physical bus width)           override.GICD.NSACRPresent         Boolean         Specifies the implemented physical bus bits (defaults to connected physical bus width)           override.GICD.NSACRPresent         Boolean         Specifies that implementation). Defaults to 20 for generic timers, 2 for others           override.GICD.PSISRPresent         Boolean         Specifies that implementation-specific GICD.PSISR distributor register is present (GICV1 ICDPPIS/ICPPISR, GICV1 and GICV2 only)           override.GICD.SPISRPresent         Boolean         Specifies that implementation-specific GICD.PSISR distributor registers are present (GIC	override_MPIDR_MT	Boolean	Specifies that processor is multithreaded
override_MPIDR_Aff2	override_MPIDR_Aff0	Uns32	Override Aff0 field in MPIDR/MPIDR_EL1 register
override.MPIDR.Aff3 Uns32 Override Aff3 field in MPIDR.EL1 register (also possible by writing CLUSTERIDAFF2 configuration net) override.fcsePresent Boolean Specifies that FCSE is present (if true) override.fpexcDexPresent Boolean Specifies that FCSE is present (if true) override.advSIMDPresent Boolean Specifies that Advanced SIMD extensions are present (if true) override.vfpPresent Boolean Specifies that Advanced SIMD extensions are present (if true) override.physicalBits Uns32 Specifies that VFP extensions are present (if true) override.dimerScaleFactor Uns32 Specifies the implemented physical bus bits (defaults to connected physical bus width) override.GICD.NSACRPresent Boolean Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others  override.GICD.PPISRPresent Boolean Specifies that optional GICD.NSACR distributor registers are present (GICv2 only)  override.GICD.SPISRPresent Boolean Specifies that implementation-specific GICD.PPISR distributor register is present (GICv1 ICDPPIS/ICDPPISR, GICv1 and GICv2 only)  override.GIC.PPIMask Uns32 Specifies that implemented PPIs in the GIC (e.g. ID16 is oxoon) override.GICCDISABLE Boolean Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is Oxoon), ID31 is oxoon)  override.SCTLR.V Boolean Specify initial value of GICCDISABLE override.SCTLR.EE Boolean Override SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGE pin)  override.SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGE pin)  override.SCTLR.NMFI Boolean Override SCTLR.TE with the passed value (configures Exception data endianness; also configurable using CFGE pin)  override.SCTLR.PISBEN.Present Boolean Override SCTLR.PISBEN bit (CP15 barrier enable)  override.MIDR Uns32 Override MIDR, MIDR.ELI register  override.CTTR. Uns32 Override TLBTR register	override_MPIDR_Aff1	Uns32	
by writing CLUSTERIDAFF3 configuration net)   override.fcsePresent	override_MPIDR_Aff2	Uns32	,
override_fpexcDexPresent         Boolean         Specifies that the FPEXC.DEX register field is implemented (if true)           override_advSIMDPresent         Boolean         Specifies that Advanced SIMD extensions are present (if true)           override_physicalBits         Uns32         Specifies that VFP extensions are present (if true)           override_timerScaleFactor         Uns32         Specifies the implemented physical bus bits (defaults to connected physical bus width)           override_GICD_NSACRPresent         Boolean         Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)           override_GICD_PSRPresent         Boolean         Specifies that optional GICD_NSACR distributor registers are present (GICv1 ICDSPIS/ICPPISR, GICv1 and GICv2 only)           override_GICD_SPISRPresent         Boolean         Specifies that implementation-specific GICD_PPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)           override_GICD_SPISRPresent         Boolean         Specifies that implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)           override_GIC_PIMask         Uns32         Specify initial value of GICCDISABLE           override_SCTLR_V         Boolean         Specify initial value of GICCDISABLE           override_SCTLR_With the passed value (configures truction endianness; also configurable using CFGIE pin)           override_SCTLR_EE         Boolean         Override SCTLR_EE with the passed value (configures Thumb state for exception	override_MPIDR_Aff3	Uns32	
override_advSIMDPresent Boolean Specifies that Advanced SIMD extensions are present (if true)  override_rpPresent Boolean Specifies that VFP extensions are present (if true)  override_physicalBits Uns32 Specifies that VFP extensions are present (if true)  override_timerScaleFactor Uns32 Specifies the implemented physical bus bits (defaults to connected physical bus width)  override_timerScaleFactor Uns32 Specifies the fraction of MIPS rate to use for MPCore interes (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others  override_GICD_NSACRPresent Boolean Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)  override_GICD_PPISRPresent Boolean Specifies that implementation-specific GICD_PPISR distributor registers are present (GICv2 only)  override_GICD_SPISRPresent Boolean Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)  override_GICD_PIMask Uns32 Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GICD_PIMask Uns32 Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GICC_DPIMask Uns32 Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GICC_DPIMask Uns32 Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GICC_DPIMask Uns32 Override SCTLR_V with the passed value (configures instruction endianness; also configurable using CFGIE pin)  override_SCTLR_EE Boolean Override SCTLR_EE with the passed value (configures exception)  override_SCTLR_EE with the passed value (configures exception)  override_SCTLR_EE with the passed value (configures that the passed value (configures override_SCTLR_EE with the passed value (configures that the passed value (configures that the passed value (conf	override_fcsePresent	Boolean	Specifies that FCSE is present (if true)
override_vfpPresent	override_fpexcDexPresent	Boolean	
override_physicalBits  Override_timerScaleFactor  Override_timerScaleFactor  Uns32  Specifies the implemented physical bus bits (defaults to connected physical bus width)  Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others  Override_GICD_NSACRPresent  Boolean  Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)  Override_GICD_SPISRPresent  Boolean  Specifies that implementation-specific GICD_SPISR distributor register is present (GICv1 ICDSPIS/ICSPISR)  Override_GICD_SPISRPresent  Boolean  Override_GICD_SPISRPresent  Specifies that implementation-specific GICD_SPISR distributor register is present (GICv1 ICDSPIS/ICSPISR)  Override_GIC_PPIMask  Uns32  Specifies that implementation-specific GICD_SPISR distributor register is present (GICv1 ICDSPIS/ICSPISR)  Override_GIC_DSPISRPresent  Boolean  Override_GICCDISABLE  Override_GICCDISABLE  Override_SCTLR_V  Boolean  Override SCTLR_V with the passed value (enables high vectors; also configurable using VINTHI pin)  Override_SCTLR_EE  Boolean  Override SCTLR_EE with the passed value (configures in struction endianness; also configurable using CFGEE pin)  Override_SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  Override_SCTLR_TE with the passed value (configures ENIMT) pin)  Override_SCTLR_CP15BEN_Present  Boolean  Override_SCTLR_CP15BEN_Developed to shall present the passed value (configures ENIMT) pin)  Override_SCTLR_CP15BEN_Present  Boolean  Override_MIDR_MIDR_EL1 register  Override_CTR  Override_CTR_CP15BEN_Present  Override_CTR_CP15BEN_Present  Override_CTR_CP15BEN_Present  Override_CTR_CP15BEN_	override_advSIMDPresent	Boolean	Specifies that Advanced SIMD extensions are present (if
connected physical bus width)  override_timerScaleFactor  Uns32  Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others  override_GICD_NSACRPresent  Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)  override_GICD_PPISRPresent  Boolean  Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)  override_GICD_SPISRPresent  Boolean  Override_GIC_PPIMask  Uns32  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Override_GIC_PPIMask  Uns32  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor register is present (GICv1 ICDSPIS/ICSPISR)  Specifies that implementation-specific GICD_SPISR distributor register  Override_SICTLR_VICTOSPISR, GICv1 and GICv2 only)  Specifies that implementation-specific GICD_SPISR distributor register  Override_SICTLR_Wister implementation-specific GICD_SPISR distributor register  Override_SICTLR_VICTOSPISR_Unit GICV1 ICDSPIS/ICSPISR  Specifies that implementation-specific GICD_SPISR distributor register  Override_SICTLR_Wister implementation-specific GICD_SPISR distributor register  Override_SICTLR_VICTOSPISR_Unit GICV1 ICDSPISR_Unit GICV1 ICDSPISR_Unit GIC	override_vfpPresent	Boolean	Specifies that VFP extensions are present (if true)
override_timerScaleFactor  Uns32  Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others  override_GICD_NSACRPresent  Boolean  Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)  override_GICD_PPISRPresent  Boolean  Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)  override_GICD_SPISRPresent  Boolean  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GIC_PPIMask  Uns32  Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)  override_SCTLR_V  Boolean  Override_SCTLR_V with the passed value (enables high vectors; also configurable using VINITHI pin)  override_SCTLR_EE  Boolean  Override_SCTLR_EE with the passed value (configures instruction endianness; also configurable using CFGIE pin)  override_SCTLR_EE  Boolean  Override_SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_NMFI  Boolean  Override_SCTLR_EE with the passed value (configures Thumb state for exception handling; also configurable using TEINIT pin)  override_SCTLR_CP15BEN_Present  Boolean  Override_SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Override_SCTLR_CP15BEN_bit (CP15 barrier enable)  Override_MIDR  Uns32  Override_MIDR/MIDR_EL1 register  override_CTR  Override_CTR_Doverride_CTR_COT_REL0 register  Override_CTR_Doverride_	override_physicalBits	Uns32	
ters are present (GICv2 only)  override_GICD_PPISRPresent  Boolean  Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)  override_GICD_SPISRPresent  Boolean  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GIC_PPIMask  Uns32  Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)  override_GICCDISABLE  Boolean  Override SCTLR_V  Boolean  Override SCTLR_V with the passed value (enables high vectors; also configurable using VINITHI pin)  override_SCTLR_EE  Boolean  Override SCTLR_EE with the passed value (configures instruction endianness; also configurable using CFGE pin)  override_SCTLR_TE  Boolean  Override SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE  Boolean  Override SCTLR_TE with the passed value (configures Thumb state for exception handling; also configurable using CFGMMFI pin)  override_SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGMMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Override SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGMMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Override MIDR_NMIDR_EL1 register  override_TBTR  Override_CTR  Override_TBTR register	override_timerScaleFactor	Uns32	Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers,
override_GICD_PPISRPresent  Boolean  Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)  override_GICD_SPISRPresent  Boolean  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GIC_PPIMask  Uns32  Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GIC_PPIMask  Uns32  Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)  override_SCTLR_V  Boolean  Override SCTLR_V with the passed value (enables high vectors; also configurable using VINITHI pin)  override_SCTLR_IE  Boolean  Override SCTLR_IE with the passed value (configures instruction endianness; also configurable using CFGIE pin)  override_SCTLR_EE  Boolean  Override SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE  Boolean  Override SCTLR_TE with the passed value (configures Thumb state for exception handling; also configurable using TINIT pin)  override_SCTLR_NMFI  Boolean  Override SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Enable ARMv7 SCTLR_CP15BEN bit (CP15 barrier enable)  override_MIDR  Uns32  Override CTR_CTR_EL0 register  override_TLBTR  Override TLBTR register	override_GICD_NSACRPresent	Boolean	
override_GICD_SPISRPresent  Boolean Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)  override_GIC_PPIMask Uns32 Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)  override_GICCDISABLE Boolean Override SCTLR_V Boolean Override SCTLR_V with the passed value (enables high vectors; also configurable using VINITHI pin)  override_SCTLR_IE Boolean Override SCTLR_IE with the passed value (configures instruction endianness; also configurable using CFGIE pin)  override_SCTLR_EE Boolean Override SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE Boolean Override SCTLR_TE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_NMFI Boolean Override SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present Boolean Enable ARMv7 SCTLR_CP15BEN bit (CP15 barrier enable)  override_MIDR Uns32 Override MIDR/MIDR_EL1 register  override_TLBTR Uns32 Override TLBTR register	override_GICD_PPISRPresent	Boolean	Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR,
override_GIC_PPIMask  Override_GICCDISABLE  override_SCTLR_V  Boolean  Override_SCTLR_V  Boolean  Override_SCTLR_IE  Override_SCTLR_IE  Boolean  Override_SCTLR_IE  Override_SCTLR_IE  Override_SCTLR_IE  Override_III  Override_I	override_GICD_SPISRPresent	Boolean	
override_GICCDISABLE         Boolean         Specify initial value of GICCDISABLE           override_SCTLR_V         Boolean         Override SCTLR.V with the passed value (enables high vectors; also configurable using VINITHI pin)           override_SCTLR_IE         Boolean         Override SCTLR.IE with the passed value (configures instruction endianness; also configurable using CFGIE pin)           override_SCTLR_EE         Boolean         Override SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)           override_SCTLR_TE         Boolean         Override SCTLR.TE with the passed value (configures Thumb state for exception handling; also configurable using TEINIT pin)           override_SCTLR_NMFI         Boolean         Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)           override_SCTLR_CP15BEN_Present         Boolean         Enable ARMv7 SCTLR.CP15BEN bit (CP15 barrier enable)           override_MIDR         Uns32         Override MIDR/MIDR_EL1 register           override_TLBTR         Uns32         Override TLBTR register	override_GIC_PPIMask	Uns32	Specify bitmask of implemented PPIs in the GIC (e.g.
vectors; also configurable using VINITHI pin)  override_SCTLR_IE  Boolean  override_SCTLR_EE  Boolean  override_SCTLR_EE  Boolean  override_SCTLR_EE  Boolean  override_SCTLR_EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE  Boolean  override_SCTLR_TE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE  Boolean  override_SCTLR_NMFI  boolean  override_SCTLR_NMFI  boolean  override_SCTLR_NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  boolean  override_SCTLR_CP15BEN_Dit (CP15 barrier enable)  override_MIDR  override_CTR  override_CTR  override_CTR  override_TLBTR  Override TLBTR_register	override_GICCDISABLE	Boolean	
struction endianness; also configurable using CFGIE pin)  override_SCTLR_EE  Boolean  Override SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  override_SCTLR_TE  Boolean  Override SCTLR.TE with the passed value (configures Thumb state for exception handling; also configurable using TEINIT pin)  override_SCTLR_NMFI  Boolean  Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Enable ARMv7 SCTLR_CP15BEN bit (CP15 barrier enable)  override_MIDR  Override MIDR/MIDR_EL1 register  override_CTR  Override_TLBTR  Uns32  Override TLBTR register	override_SCTLR_V	Boolean	
override_SCTLR_EE  Boolean  Override SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)  Override_SCTLR_TE  Boolean  Override SCTLR.TE with the passed value (configures Thumb state for exception handling; also configurable using TEINIT pin)  Override_SCTLR_NMFI  Boolean  Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Override ARMv7 SCTLR_CP15BEN bit (CP15 barrier enable)  override_MIDR  Override MIDR/MIDR_EL1 register  override_CTR  Override_TLBTR  Override TLBTR register	override_SCTLR_IE	Boolean	Override SCTLR.IE with the passed value (configures in-
Thumb state for exception handling; also configurable using TEINIT pin)  override_SCTLR_NMFI  Boolean  Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Enable ARMv7 SCTLR.CP15BEN bit (CP15 barrier enable)  override_MIDR  Uns32  Override MIDR/MIDR_EL1 register  override_TLBTR  Uns32  Override TLBTR register	override_SCTLR_EE	Boolean	Override SCTLR.EE with the passed value (configures exception data endianness; also configurable using CFGEE pin)
override_SCTLR_NMFI  Boolean  Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)  override_SCTLR_CP15BEN_Present  Boolean  Enable ARMv7 SCTLR.CP15BEN bit (CP15 barrier enable)  override_MIDR  Uns32  Override MIDR/MIDR_EL1 register  override_CTR  Override_TLBTR  Uns32  Override TLBTR register	override_SCTLR_TE	Boolean	Thumb state for exception handling; also configurable using TEINIT pin)
able) override_MIDR Uns32 Override MIDR/MIDR_EL1 register override_CTR Uns32 Override CTR/CTR_EL0 register override_TLBTR Uns32 Override TLBTR register			Override SCTLR.NMFI with the passed value (configures NMFI state for exception handling; also configurable using CFGNMFI pin)
override_CTR     Uns32     Override CTR/CTR_EL0 register       override_TLBTR     Uns32     Override TLBTR register			able)
override_TLBTR Uns32 Override TLBTR register			
override_CLIDR Uns32 Override CLIDR/CLIDR_EL1 register			
	override_CLIDR	Uns32	Override CLIDR/CLIDR_EL1 register

override_AIDR	Uns32	Override AIDR/AIDR_EL1 register
override_CBAR	Uns32	Override Configuration Base Address Register (Corre-
		sponds to value on PERIPHBASE input pins)
override_PFR0	Uns32	Override ID_PFR0/ID_PFR0_EL1 register
override_PFR1	Uns32	Override ID_PFR1/ID_PFR1_EL1 register
override_DFR0	Uns32	Override ID_DFR0/ID_DFR0_EL1 register
override_AFR0	Uns32	Override ID_AFR0/ID_AFR0_EL1 register
override_MMFR0	Uns32	Override ID_MMFR0/ID_MMFR0_EL1 register
override_MMFR1	Uns32	Override ID_MMFR1/ID_MMFR1_EL1 register
override_MMFR2	Uns32	Override ID_MMFR2/ID_MMFR2_EL1 register
override_MMFR3	Uns32	Override ID_MMFR3/ID_MMFR3_EL1 register
override_ISAR0	Uns32	Override ID_ISAR0/ID_ISAR0_EL1 register
override_ISAR1	Uns32	Override ID_ISAR1/ID_ISAR1_EL1 register
override_ISAR2	Uns32	Override ID_ISAR2/ID_ISAR2_EL1 register
override_ISAR3	Uns32	Override ID_ISAR3/ID_ISAR3_EL1 register
override_ISAR4	Uns32	Override ID_ISAR4/ID_ISAR4_EL1 register
override_ISAR5	Uns32	Override ID_ISAR5/ID_ISAR5_EL1 register
override_PMCR	Uns32	Override PMCR/PMCR_EL0 register (not functionally
0.01114021 111010	011502	significant in the model)
override_PMCEID0	Uns64	Override PMCEID0/PMCEID0_EL0 register (not func-
	0 0 -	tionally significant in the model)
override_PMCEID1	Uns64	Override PMCEID1/PMCEID1_EL0 register (not func-
		tionally significant in the model)
override_DBGDIDR	Uns32	Override DBGDIDR register (not functionally significant
		in the model)
override_FPSID	Uns32	Override SIMD/VFP FPSID register
override_MVFR0	Uns32	Override SIMD/VFP MVFR0/MVFR0_EL1 register
override_MVFR1	Uns32	Override SIMD/VFP MVFR1/MVFR1_EL1 register
override_FPEXC	Uns32	Override SIMD/VFP FPEXC/FPEXC32_EL2 register
override_GICC_IIDR	Uns32	Override GICC_IIDR register (GICv1 ICCIIDR)
override_GICD_TYPER	Uns32	Override GICD_TYPER register (GICv1 ICDICTR)
override_GICD_TYPER_ITLines	Uns32	Override ITLinesNumber field of GICD_TYPER register
		(GICv1 ICDICTR)
override_GICD_ICFGRN	Uns32	Override reset value of GICD_ICFGR2GICD_ICFGRn (GICv1 ICDICFR2ICDICFRn)
override_GICD_IIDR	Uns32	Override GICD_IIDR register (GICv1 ICDIIDR)
override_GICH_VTR	Uns32	Override GICH_VTR register
override_ICCPMRBits	Uns32	Specify the number of writable bits in GICC_PMR
		(GICv1 ICCPMR)
override_minICCBPR	Uns32	Specify the minimum possible value for GICC_BPR (GICv1 ICCBPR)
override_ERG	Uns32	Specifies exclusive reservation granule
override_CCSIDR_1I	Uns64	Override CCSIDR/CCSIDR.EL1 (level 1 instruction)
override_CCSIDR_1D	Uns64	Override CCSIDR/CCSIDR_EL1 (level 1 data)
override_CCSIDR_2I	Uns64	Override CCSIDR/CCSIDR.EL1 (level 2 instruction)
override_CCSIDR_2D	Uns64	Override CCSIDR/CCSIDR.EL1 (level 2 data)
override_CCSIDR_3I	Uns64	Override CCSIDR/CCSIDR_EL1 (level 3 instruction)
override_CCSIDR_3D	Uns64	Override CCSIDR/CCSIDR-EL1 (level 3 data)
override_CCSIDR_4I	Uns64	Override CCSIDR/CCSIDR.EL1 (level 4 instruction)
override_CCSIDR_4D	Uns64	Override CCSIDR/CCSIDR_EL1 (level 4 data)
override_CCSIDR_5I	Uns64	Override CCSIDR/CCSIDR_EL1 (level 5 instruction)
override_CCSIDR_5D	Uns64	Override CCSIDR/CCSIDR_EL1 (level 5 data)
override_CCSIDR_6I	Uns64	Override CCSIDR/CCSIDR.EL1 (level 6 instruction)
override_CCSIDR_6D	Uns64	Override CCSIDR/CCSIDR.EL1 (level 6 data)
override_CCSIDR_7I	Uns64	Override CCSIDR/CCSIDR_EL1 (level 7 instruction)
override_CCSIDR_7D	Uns64	Override CCSIDR/CCSIDR.EL1 (level 7 data)
· · · · · · · · · · · · · · · · · · ·		

override_STRoffsetPC12	Boolean	Specifies that STR/STR of PC should do so with 12:byte offset from the current instruction (if true), otherwise an
		8:byte offset is used
override_fcseRequiresMMU	Boolean	Specifies that FCSE is active only when MMU is enabled
		(if true)
override_ignoreBadCp15	Boolean	Specifies whether invalid coprocessor 15 access should be
		ignored (if true) or cause Invalid Instruction exceptions
		(if false)
$override\_SGIDisable$	Boolean	Override whether GIC SGIs may be disabled (if true) or
		are permanently enabled (if false)
override_condUndefined	Boolean	Force undefined instructions to take Undefined Instruc-
		tion exception even if they are conditional
$override\_deviceStrongAligned$	Boolean	Force accesses to Device and Strongly Ordered regions to
		be aligned
override_Control_V	Boolean	Override SCTLR.V with the passed value (deprecated,
		use override_SCTLR_V)
override_MainId	Uns32	Override MIDR register (deprecated, use override_MIDR)
override_CacheType	Uns32	Override CTR register (deprecated, use override_CTR)
override_TLBType	Uns32	Override TLBTR register (deprecated, use over-
		ride_TLBTR)
override_InstructionAttributes0	Uns32	Override ID_ISAR0 register (deprecated, use over-
		ride_ISAR0)
override_InstructionAttributes1	Uns32	Override ID_ISAR1 register (deprecated, use over-
		ride_ISAR1)
override_InstructionAttributes2	Uns32	Override ID_ISAR2 register (deprecated, use over-
		ride_ISAR2)
override_InstructionAttributes3	Uns32	Override ID_ISAR3 register (deprecated, use over-
		ride_ISAR3)
override_InstructionAttributes4	Uns32	Override ID_ISAR4 register (deprecated, use over-
		ride_ISAR4)
override_InstructionAttributes5	Uns32	Override ID_ISAR5 register (deprecated, use over-
		ride_ISAR5)

Table 8.1: Parameters that can be set in: MPCORE

#### 8.1 Parameter values and limits

These are the formal parameter limits and actual parameter values

Name	Min	Max	Default	Actual
(Others)			·	,
variant			ARMv4T	Cortex-A15MPx2
verbose			t	t
suppressCPSWarnings			t	f
showHiddenRegs			t	f
UAL			t	t
disableGICModel			t	f
enableGICv2_64kB_Page			t	f
enableVFPAtReset			t	f
enableSystemBus			t	f
enableSystemMonitorBus			t	f
compatibility			ISA	ISA
unpredictableR15			undefined	undefined

unpredictableModal			nop	nop
maxSIMDUnroll	1	16	2	2
override_debugMask	0	4294967295	0	0
ASIDCacheSize	0	256	8	8
thumbNoCond		200	t	f
endian				none
override_numCPUs	0	32	2	2
override_affinityMask	0	4294967295	0	0
override_MPIDR_MT			t	f
override_MPIDR_Aff0	0	255	0	0
override_MPIDR_Aff1	0	255	0	0
override_MPIDR_Aff2	0	255	0	0
override_MPIDR_Aff3	0	255	0	0
override_fcsePresent			t	f
override_fpexcDexPresent			t	t
override_advSIMDPresent			t	f
override_vfpPresent			t	f
override_physicalBits	32	41	32	32
override_timerScaleFactor	1	511	20	20
override_GICD_NSACRPresent			t	f
override_GICD_PPISRPresent			t	t
override_GICD_SPISRPresent			t	t
override_GIC_PPIMask	0	65535	0	0
override_GICCDISABLE			t	f
override_SCTLR_V			t	f
override_SCTLR_IE			t	f
override_SCTLR_EE			t	f
override_SCTLR_TE			t	f
override_SCTLR_NMFI			t	f
override_SCTLR_CP15BEN_Present			t	f
override_MIDR	0	4294967295	1094697202	0x413fc0f2
override_CTR	0	4294967295	2219098116	0x8444c004
override_TLBTR	0	4294967295	0	0
override_CLIDR	0	4294967295	169869347	0xa200023
override_AIDR	0	4294967295	0	0
override_CBAR	0	4294967295	319291392	0x13080000
override_PFR0	0	4294967295	4401	0x1131
override_PFR1	0	4294967295	69649	0x11011
override_DFR0	0	4294967295	33554432	0x2000000
override_AFR0	0	4294967295	0	0
override_MMFR0	0	4294967295	270536965	0x10201105
override_MMFR1	0	4294967295	536870912	0x20000000
override_MMFR2	0	4294967295	19136512	0x1240000
override_MMFR3	0	4294967295	34611729	0x2102211
override_ISAR0	0	4294967295	34607376	0x2101110

override_ISAR1	0	4294967295	319889681	0x13112111
override_ISAR2	0	4294967295	555950145	0x21232041
override JSAR3	0	4294967295	286335281	0x21232041 $0x11112131$
override_ISAR4	0	4294967295	268505410	0x10011142
override_ISAR5	0	4294967295	0	0
override_PMCR	0	4294967295	1091514368	0x410f3000
override_PMCEID0	_	0xffffffffffff	0x3fff0f3f	0x3fff0f3f
override_PMCEID1	0x0	0xfffffffffffff	0x0	
override_PMCEIDI override_DBGDIDR	0x0	4294967295		0
	0		0	-
override_FPSID	0	4294967295	1090728082	0x41033092
override_MVFR0	0	4294967295	269550114	0x10110222
override_MVFR1	0	4294967295	17895697	0x1111111
override_FPEXC	0	4294967295	0	0
override_GICC_IIDR	0	4294967295	132155	0x2043b
override_GICD_TYPER	0	4294967295	8125442	0x7bfc02
override_GICD_TYPER_ITLines	0	31	2	2
override_GICD_ICFGRN	0	4294967295	1431655765	0x55555555
override_GICD_IIDR	0	4294967295	16909371	0x102043b
override_GICH_VTR	0	4294967295	2415919107	0x90000003
override_ICCPMRBits	4	8	5	5
override_minICCBPR	0	7	2	2
override_ERG	3	11	4	4
override_CCSIDR_1I	0x0	0xfffffffffffff	0x701fe00a	0x701fe00a
override_CCSIDR_1D	0x0	0xfffffffffffff	0x201fe00a	0x201fe00a
override_CCSIDR_2I	0x0	0xfffffffffffff	0x703fe07a	0x703fe07a
override_CCSIDR_2D	0x0	0xfffffffffffff	0x703fe07a	0x703fe07a
override_CCSIDR_3I	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_3D	0x0	0xffffffffffffff	0x0	0
override_CCSIDR_4I	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_4D	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_5I	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_5D	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_6I	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_6D	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_7I	0x0	0xfffffffffffff	0x0	0
override_CCSIDR_7D	0x0	0xfffffffffffff	0x0	0
override_STRoffsetPC12			t	t
override_fcseRequiresMMU			t	f
override_ignoreBadCp15			t	f
override_SGIDisable			t	f
override_condUndefined			t	$\frac{1}{f}$
override_deviceStrongAligned			t	f
override_Control_V			t	f
override_MainId	0	4294967295	1094697202	0x413fc0f2
override_CacheType	0	4294967295	2219098116	0x4161c012 0x8444c004
overrue_cuerrery pe		1201001200	2210000110	OAU-THOUG

override_TLBType	0	4294967295	0	0
override_InstructionAttributes0	0	4294967295	34607376	0x2101110
override_InstructionAttributes1	0	4294967295	319889681	0x13112111
override_InstructionAttributes2	0	4294967295	555950145	0x21232041
override_InstructionAttributes3	0	4294967295	286335281	0x11112131
override_InstructionAttributes4	0	4294967295	268505410	0x10011142
override_InstructionAttributes5	0	4294967295	0	0

Table 8.2: Parameter values and limits

## **Execution Modes**

Mode	Code
User	16
FIQ	17
IRQ	18
Supervisor	19
Monitor	22
Abort	23
Hypervisor	26
Undefined	27
System	31

Table 9.1: Modes implemented in: CPU

# Exceptions

Exception	Code
Reset	0
Undefined	1
SupervisorCall	2
SecureMonitorCall	3
HypervisorCall	4
PrefetchAbort	5
DataAbort	6
HypervisorTrap	7
IRQ	8
FIQ	9

Table 10.1: Exceptions implemented in: CPU

### Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

#### 11.1 Level 1: MPCORE

This level in the model hierarchy has 2 commands. This level in the model hierarchy has no register groups. This level in the model hierarchy has 2 children: CPU0 and CPU1.

#### 11.2 Level 2: CPU

This level in the model hierarchy has 6 commands. This level in the model hierarchy has 23 register groups:

Group name	Registers
Core	16
Control	3
User	7
FIQ	8
IRQ	3
Supervisor	3
Monitor	3
Hypervisor	3
Undefined	3
Abort	3
SIMD_VFP	32
SIMD_VFP_SYS	5

Coprocessor_32_bit	170
Coprocessor_32_bit_secure	26
Coprocessor_32_bit_non_secure	26
Coprocessor_64_bit	13
Coprocessor_64_bit_secure	4
Coprocessor_64_bit_non_secure	4
Integration_support	32
MPCore_distributor	102
MPCore_processor_interface	15
MPCore_virtual_interface_control	11
MPCore_virtual_processor_interface	14

Table 11.1: Register groups

This level in the model hierarchy has no children.

# Chapter 12

# **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

# 12.1 Level 1: MPCORE

### 12.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.1: isync command arguments

#### 12.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-access	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		A (load or store access) and S (system)
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-full	Boolean	turn on all trace features
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	(Alias for access). show memory accesses by this
		instruction. Argument can be any combination
		of X (execute), A (load or store access) and S
		(system)
-mode	Boolean	show processor mode changes
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines

-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.2: itrace command arguments

# 12.2 Level 2: CPU

#### 12.2.1 debugflags

show or modify the processor debug flags

Argument	Type	Description
-get	Boolean	print current processor flags value
-mask	Boolean	print valid debug flag bits
-set	Int32	new processor flags (only flags 0x000003e4 can
		be modified)

Table 12.3: debugflags command arguments

# 12.2.2 dumpTLB

report TLB contents

Argument	Type	Description
-all	Boolean	show the contents of all TLBs (if False, show
		just the current TLB)

Table 12.4: dumpTLB command arguments

#### 12.2.3 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.5: isync command arguments

#### 12.2.4 itrace

enable or disable instruction tracing

Argument	Type	Description
-access	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		A (load or store access) and S (system)
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing

-full	Boolean	turn on all trace features
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	(Alias for access). show memory accesses by this
		instruction. Argument can be any combination
		of X (execute), A (load or store access) and S
		(system)
-mode	Boolean	show processor mode changes
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.6: itrace command arguments

# 12.2.5 listSysRegsAA32

#### 12.2.5.1 Argument description

List all AArch32 system registers

#### 12.2.6 validateTLB

check TLB contents against page tables in memory and report incoherent entries

Argument	Type	Description
-all	Boolean	check all TLBs (if False, validate just the current
		TLB)
-verbose	Boolean	show all TLB entries (if False, show only inco-
		herent entries)

Table 12.7: validateTLB command arguments

# Chapter 13

# Registers

# 13.1 Level 1: MPCORE

No registers.

13.2 Level 2: CPU

#### 13.2.1 Core

Registers at level:2, type:CPU group:Core

Name	Bits	Initial-Hex	RW	Description
r0	32	0	rw	
r1	32	0	rw	
r2	32	0	rw	
r3	32	0	rw	
r4	32	0	rw	
r5	32	0	rw	
r6	32	0	rw	
r7	32	0	rw	
r8	32	0	rw	
r9	32	0	rw	
r10	32	0	rw	
r11	32	0	rw	frame pointer
r12	32	0	rw	
$\operatorname{sp}$	32	0	rw	stack pointer
lr	32	0	rw	
pc	32	0	rw	program counter

Table 13.1: Registers at level 2, type:CPU group:Core

#### 13.2.2 Control

Registers at level:2, type:CPU group:Control

Name	Bits	Initial-Hex	RW	Description
fps	32	0	rw	archaic FPSCR view (for gdb)
cpsr	32	1d3	rw	
spsr	32	0	rw	

Table 13.2: Registers at level 2, type:CPU group:Control

#### 13.2.3 User

Registers at level:2, type:CPU group:User

Name	Bits	Initial-Hex	RW	Description
r8_usr	32	0	rw	
r9_usr	32	0	rw	
r10_usr	32	0	rw	
r11_usr	32	0	rw	
r12_usr	32	0	rw	
sp_usr	32	0	rw	
lr_usr	32	0	rw	

Table 13.3: Registers at level 2, type:CPU group:User

#### 13.2.4 FIQ

Registers at level:2, type:CPU group:FIQ

Name	Bits	Initial-Hex	RW	Description
r8_fiq	32	0	rw	
r9_fiq	32	0	rw	
r10_fiq	32	0	rw	
r11_fiq	32	0	rw	
r12_fiq	32	0	rw	
sp_fiq	32	0	rw	
lr_fiq	32	0	rw	
spsr_fiq	32	0	rw	

Table 13.4: Registers at level 2, type:CPU group:FIQ

#### 13.2.5 IRQ

Registers at level:2, type:CPU group:IRQ

Name	Bits	Initial-Hex	RW	Description				
$\operatorname{sp\_irq}$	32	0	rw					
lr_irq	32	0	rw					
spsr_irq	32	0	rw					

Table 13.5: Registers at level 2, type:CPU group:IRQ

#### 13.2.6 Supervisor

Registers at level:2, type:CPU group:Supervisor

Name	Bits	Initial-Hex	RW	Description
sp_svc	32	0	rw	
lr_svc	32	0	rw	
spsr_svc	32	0	rw	

Table 13.6: Registers at level 2, type:CPU group:Supervisor

#### 13.2.7 Monitor

Registers at level:2, type:CPU group:Monitor

Name	Bits	Initial-Hex	RW	Description				
sp_mon	32	0	rw					
lr_mon	32	0	rw					
spsr_mon	32	0	rw					

Table 13.7: Registers at level 2, type:CPU group:Monitor

#### 13.2.8 Hypervisor

Registers at level:2, type:CPU group:Hypervisor

Name	Bits	Initial-Hex	RW	Description				
sp_hyp	32	0	rw					
elr_hyp	32	0	rw					
spsr_hyp	32	0	rw					

Table 13.8: Registers at level 2, type:CPU group:Hypervisor

#### 13.2.9 Undefined

Registers at level:2, type:CPU group:Undefined

Name	Bits	Initial-Hex	RW	Description				
sp_undef	32	0	rw					
lr_undef	32	0	rw					
spsr_undef	32	0	rw					

Table 13.9: Registers at level 2, type:CPU group:Undefined

#### 13.2.10 Abort

Registers at level:2, type:CPU group:Abort

Name	Bits	Initial-Hex	RW	Description
$sp_abt$	32	0	rw	
lr_abt	32	0	rw	
spsr_abt	32	0	rw	

Table 13.10: Registers at level 2, type:CPU group:Abort

#### 13.2.11 SIMD\_VFP

Registers at level:2, type:CPU group:SIMD\_VFP

Name	Bits	Initial-Hex	RW	Description
d0	64	0	rw	
d1	64	0	rw	
d2	64	0	rw	
d3	64	0	rw	
d4	64	0	rw	
d5	64	0	rw	

db         64         0         rw           d8         64         0         rw           d9         64         0         rw           d10         64         0         rw           d11         64         0         rw           d13         64         0         rw           d14         64         0         rw           d15         64         0         rw           d16         64         0         rw           d18         64         0         rw           d19         64         0         rw           d20         64         0         rw           d21         64         0         rw           d22         64         0         rw           d23         64         0         rw           d25         64         0         rw           d26         64         0         rw           d27         64         0         rw           d29         64         0         rw           d29         64         0         rw           d30         64         0 <th>10</th> <th>C.4</th> <th></th> <th></th> <th></th>	10	C.4			
d8         64         0         rw           d9         64         0         rw           d10         64         0         rw           d11         64         0         rw           d12         64         0         rw           d13         64         0         rw           d14         64         0         rw           d15         64         0         rw           d16         64         0         rw           d17         64         0         rw           d19         64         0         rw           d20         64         0         rw           d21         64         0         rw           d22         64         0         rw           d23         64         0         rw           d24         64         0         rw           d25         64         0         rw           d26         64         0         rw           d27         64         0         rw           d28         64         0         rw           d29         64         0 <td>d6</td> <td>64</td> <td>0</td> <td>rw</td> <td></td>	d6	64	0	rw	
d9         64         0         rw           d10         64         0         rw           d11         64         0         rw           d12         64         0         rw           d13         64         0         rw           d14         64         0         rw           d15         64         0         rw           d16         64         0         rw           d17         64         0         rw           d19         64         0         rw           d20         64         0         rw           d21         64         0         rw           d22         64         0         rw           d23         64         0         rw           d24         64         0         rw           d25         64         0         rw           d26         64         0         rw           d27         64         0         rw           d28         64         0         rw           d29         64         0         rw				rw	
d10         64         0         rw           d11         64         0         rw           d12         64         0         rw           d13         64         0         rw           d14         64         0         rw           d15         64         0         rw           d16         64         0         rw           d17         64         0         rw           d18         64         0         rw           d20         64         0         rw           d21         64         0         rw           d22         64         0         rw           d23         64         0         rw           d24         64         0         rw           d25         64         0         rw           d26         64         0         rw           d28         64         0         rw           d29         64         0         rw           d30         64         0         rw		64	0	rw	
d11       64       0       rw         d12       64       0       rw         d13       64       0       rw         d14       64       0       rw         d15       64       0       rw         d16       64       0       rw         d17       64       0       rw         d18       64       0       rw         d20       64       0       rw         d21       64       0       rw         d22       64       0       rw         d23       64       0       rw         d24       64       0       rw         d25       64       0       rw         d26       64       0       rw         d27       64       0       rw         d28       64       0       rw         d29       64       0       rw         d30       64       0       rw	d9	64	0	rw	
d12     64     0     rw       d13     64     0     rw       d14     64     0     rw       d15     64     0     rw       d16     64     0     rw       d17     64     0     rw       d18     64     0     rw       d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d10	64	0	rw	
d13     64     0     rw       d14     64     0     rw       d15     64     0     rw       d16     64     0     rw       d17     64     0     rw       d18     64     0     rw       d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw		64	0	rw	
d14       64       0       rw         d15       64       0       rw         d16       64       0       rw         d17       64       0       rw         d18       64       0       rw         d19       64       0       rw         d20       64       0       rw         d21       64       0       rw         d22       64       0       rw         d23       64       0       rw         d24       64       0       rw         d25       64       0       rw         d26       64       0       rw         d27       64       0       rw         d28       64       0       rw         d29       64       0       rw         d30       64       0       rw	d12	64	0	rw	
d15     64     0     rw       d16     64     0     rw       d17     64     0     rw       d18     64     0     rw       d19     64     0     rw       d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d13	64	0	rw	
d16       64       0       rw         d17       64       0       rw         d18       64       0       rw         d19       64       0       rw         d20       64       0       rw         d21       64       0       rw         d22       64       0       rw         d23       64       0       rw         d24       64       0       rw         d25       64       0       rw         d26       64       0       rw         d27       64       0       rw         d28       64       0       rw         d29       64       0       rw         d30       64       0       rw	d14	64	0	rw	
d17       64       0       rw         d18       64       0       rw         d19       64       0       rw         d20       64       0       rw         d21       64       0       rw         d22       64       0       rw         d23       64       0       rw         d24       64       0       rw         d25       64       0       rw         d26       64       0       rw         d27       64       0       rw         d28       64       0       rw         d29       64       0       rw         d30       64       0       rw		64	0	rw	
d18     64     0     rw       d19     64     0     rw       d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d16	64	0	rw	
d19     64     0     rw       d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d17	64	0	rw	
d20     64     0     rw       d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d18	64	0	rw	
d21     64     0     rw       d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d19	64	0	rw	
d22     64     0     rw       d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d20	64	0	rw	
d23     64     0     rw       d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw		64	0	rw	
d24     64     0     rw       d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw		64		rw	
d25     64     0     rw       d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d23	64	0	rw	
d26     64     0     rw       d27     64     0     rw       d28     64     0     rw       d29     64     0     rw       d30     64     0     rw	d24	64	0	rw	
d27         64         0         rw           d28         64         0         rw           d29         64         0         rw           d30         64         0         rw	d25	64	0	rw	
d28         64         0         rw           d29         64         0         rw           d30         64         0         rw	d26	64	0	rw	
d29         64         0         rw           d30         64         0         rw		64	0	rw	
d30 64 0 rw		64	0	rw	
	d29	64	0	rw	
d31 64 0 rw	d30	64	0	rw	
	d31	64	0	rw	

Table 13.11: Registers at level 2, type:CPU group:SIMD\_VFP

#### 13.2.12 SIMD\_VFP\_SYS

Registers at level:2, type:CPU group:SIMD\_VFP\_SYS

Name	Bits	Initial-Hex	RW	Description			
FPSID	32	41033092	r-	floating-point system ID			
FPSCR	32	0	rw	floating-point status/control			
FPEXC	32	0	rw	floating-point exception			
MVFR0	32	10110222	r-	Media/VFP feature 0			
MVFR1	32	1111111	r-	Media/VFP feature 1			

Table 13.12: Registers at level 2, type:CPU group:SIMD\_VFP\_SYS

#### 13.2.13 Coprocessor\_32\_bit

Registers at level:2, type:CPU group:Coprocessor\_32\_bit

Name	Bits	Initial-Hex	RW	Description
ACTLR	32	0	rw	Auxiliary Control
ACTLR2	32	0	rw	Auxiliary Control 2
ADFSR	32	0	rw	Auxilary Data Fault Status
AIDR	32	0	r-	Auxiliary ID
AIFSR	32	0	rw	Auxilary Instruction Fault Status
AMAIR0	32	0	rw	Auxilary Memory Attribute Indirection 0
AMAIR1	32	0	rw	Auxilary Memory Attribute Indirection 1
ATS1CPR	32	-	-w	Address Translate Stage 1 Current State EL1 Read

ATS1CPW	32	_	-w	Address Translate Stage 1 Current State EL1 Write
ATS1CUR	32	_	-w	Address Translate Stage 1 Current State Unprivileged Read
ATS1CUW	32	_	_	Address Translate Stage 1 Current State Unprivileged Write
ATS1HR	32	-	-w	Address Translate Stage 1 Hyp Mode Read
ATS1HW	32		-w	
ATS12NSOPR		-	-W	Address Translate Stage 1 Hyp Mode Write
	32	-	-W	Address Translate Stages 1 and 2 Non-Secure Only EL1 Read
ATS12NSOPW	32	-	-w	Address Translate Stages 1 and 2 Non-Secure Only EL1 Write
ATS12NSOUR	32	-	-w	Address Translate Stages 1 and 2 Non-Secure Only Unprivileged
ATTC1 ON COLUM	00			Read
ATS12NSOUW	32	-	-w	Address Translate Stages 1 and 2 Non-Secure Only Unprivileged
DDIATE	2.2			Write
BPIALL	32	-	-W	Branch Predictor Invalidate All
BPIALLIS	32	-	-w	Branch Predictor Invalidate All (IS)
BPIMVA	32	-	-W	Branch Predictor Invalidate by VA
CBAR	32	13080000	rw	Configuration Base Address
CCSIDR	32	201fe00a	r-	Cache Size ID
CLIDR	32	a200023	r-	Cache Level ID
CNTFRQ	32	4c4b40	rw	Counter Frequency
CNTHCTL	32	3	rw	Timer EL2 Control
CNTHP_CTL	32	0	rw	Counter-Timer Hyp Physical Timer Control
CNTHP_TVAL	32	0	rw	Counter-Timer Hyp Physical Timer Timer Value
CNTKCTL	32	0	rw	Timer EL1 Control
CNTP_CTL	32	0	rw	Counter-Timer Physical Timer Control
CNTP_TVAL	32	0	rw	Counter-Timer Physical Timer TimerValue
CNTV_CTL	32	0	rw	Counter-Timer Virtual Timer Control
CNTV_TVAL	32	0	rw	Counter-Timer Virtual Timer TimerValue
CONTEXTIDR	32	0	rw	Context ID
CP15DMB	32	-	-w	CP15 Data Memory Barrier
CP15DSB	32	_	-w	CP15 Data Synchronization Barrier
CP15ISB	32	_	-w	CP15 Instruction Synchronization Barrier
CP15NOP	32	_	-w	CP15 NOP
CPACR	32	0	rw	Coprocessor Access Control
CSSELR	32	1	rw	Cache Size Selection
CTR	32	8444c004	r-	Cache Type
DACR	32	0	rw	Domain Access Control
DBGDIDR	32	0	r-	Debug ID
DCCIMVAC	32	-	-W	Data Cache Line Clean and Invalidate by VA to PoC
DCCISW	32	_	_	Data Cache Line Clean and Invalidate by VA to 100
DCCMVAC	32	-	-w -w	Data Cache Line Clean by VA to PoC
DCCMVAU	32	-		Data Cache Line Clean by VA to FoU
DCCSW	32	-	-w	Data Cache Line Clean by Set/Way
DCIMVAC	32	-	-w	Data Cache Line Invalidate by VA to PoC
		-	-w	· ·
DEAR	32	-	-w	Data Cache Line Invalidate by Set/Way
DECR	32	0	rw	Data Fault Address
DFSR	32	0	rw	Data Fault Status
DL1DATA0	32	0	rw	Data L1 Data 0
DL1DATA1	32	0	rw	Data L1 Data 1
DL1DATA2	32	0	rw	Data L1 Data 2
DL1DATA3	32	0	rw	Data L1 Data 3
DTLBIALL	32	-	-W	Invalidate Entire Data TLB
DTLBIASID	32	-	-w	Invalidate Data TLB by ASID
DTLBIMVA	32	-	-w	Invalidate Data TLB by VA
DTLBIMVAA	32	-	-w	Invalidate Data TLB by VA, all ASID
HACR	32	0	rw	Hyp Auxiliary Configuration
HACTLR	32	0	rw	Hyp Auxiliary Control
HADFSR	32	0	rw	Hyp Auxiliary Data Fault Status

HAIFSR	32	0	rw	Hyp Auxiliary Instruction Fault Status
HAMAIR0	32	0	rw	Hyp Auxiliary Memory Attribute Indirection 0
HAMAIR1	32	0	rw	Hyp Auxiliary Memory Attribute Indirection 1
HCPTR	32	33ff	rw	Hyp Coprocessor Trap
HCR	32	0		Hyp Configuration
HDCR	32	6	rw	Hyp Debug Configuration
HDFAR	32	0	rw	Hyp Data Fault Address
HIFAR		_	rw	
HMAIR0	32	0	rw	Hyp Instruction Fault Address Hyp Memory Attribute Indirection 0
			rw	
HMAIR1	32	0	rw	Hyp Memory Attribute Indirection 1
HPFAR	32	0	rw	Hyp IPA Fault Address
HSCTLR	32	30c50878	rw	Hyp System Control
HSR	32	0	rw	Hyp Syndrome
HSTR	32	0	rw	Hyp System Trap
HTCR	32	80000000	rw	Hyp Translation Control
HTPIDR	32	0	rw	Hyp Thread and Process ID
HVBAR	32	0	rw	Hyp Vector Base Address
ICIALLU	32	-	-w	Instruction Cache Invalidate All
ICIALLUIS	32	-	-w	Instruction Cache Invalidate All (IS)
ICIMVAU	32	-	-w	Instruction Cache Invalidate by VA
ID_AFR0	32	0	r-	Auxiliary Feature 0
ID_DFR0	32	2000000	r-	Debug Feature 0
ID_ISAR0	32	2101110	r-	Instruction Set Attribute 0
ID_ISAR1	32	13112111	r-	Instruction Set Attribute 1
ID_ISAR2	32	21232041	r-	Instruction Set Attribute 2
ID_ISAR3	32	11112131	r-	Instruction Set Attribute 3
ID_ISAR4	32	10011142	r-	Instruction Set Attribute 4
ID_ISAR5	32	0	r-	Instruction Set Attribute 5
ID_MMFR0	32	10201105	r-	Memory Model Feature 0
ID_MMFR1	32	20000000	r-	Memory Model Feature 1
ID_MMFR2	32	1240000	r-	Memory Model Feature 2
ID_MMFR3	32	2102211	r-	Memory Model Feature 3
ID_PFR0	32	1131	r-	Processor Feature 0
ID_PFR1	32	11011	r-	Processor Feature 1
IFAR	32	0	rw	Instruction Fault Address
IFSR	32	0	rw	Instruction Fault Status
IL1DATA0	32	0	rw	Instruction L1 Data 0
IL1DATA1	32	0	rw	Instruction L1 Data 1
IL1DATA2	32	0	rw	Instruction L1 Data 2
ISR	32	0	r-	Interrupt Status
ITLBIALL	32	-	-w	Invalidate Entire Instruction TLB
ITLBIASID	32	_	-w	Invalidate Instruction TLB by ASID
ITLBIMVA	32	_	-w	Invalidate Instruction TLB by VA
ITLBIMVAA	32	_	-w	Invalidate Instruction TLB by VA, all ASID
JIDR	32	0	rw	Jazelle ID
JMCR	32	0	rw	Jazelle Main Configuration
JOSCR	32	0	rw	Jazelle OS Control
L2ACTLR	32	0	rw	L2 Auxiliary Control
L2CTLR	32	1000000	rw	L2 Control
L2ECTLR	32			L2 Extended Control
L2PFR	32	0	rw	L2 Prefetch Control
	32	0	rw	
MAIR0		0	rw	Memory Attribute Indirection 0
MAIR1	32	0	rw	Memory Attribute Indirection 1
MIDR	32	413fc0f2	r-	Main ID
MPIDR	32	80000000	r-	Multiprocessor Affinity
MVBAR	32	0	rw	Monitor Vector Base Address

NMRR	32	44e048e0	rw	Normal Memory Remap	
NSACR	32	0	rw	Non-Secure Access Control	
PAR	32	0	rw	Physical Address	
PMCCNTR	32	0	rw	Performance Monitors Cycle Count	
PMCEID0	32	3fff0f3f	r-	Performance Monitors Common Event ID 0	
PMCEID1	32	0	r-	Performance Monitors Common Event ID 1	
PMCNTENCLR	32	0	rw	Performance Monitors Count Enable Clear	
PMCNTENSET	32	0	rw	Performance Monitors Count Enable Set	
PMCR	32	410f3000	rw	Performance Monitors Control	
PMINTENCLR	32	0	rw	Performance Monitors Interrupt Enable Clear	
PMINTENSET	32	0	rw	Performance Monitors Interrupt Enable Set	
PMOVSR	32	0	rw	Performance Monitors Overflow Flag Status	
PMOVSSET	32	0	rw	Performance Monitors Overflow Flag Status Set	
PMSELR	32	0	rw	Performance Monitors Event Counter Selection	
PMSWINC	32	-	-w	Performance Monitors Software Increment	
PMUSERENR	32	0	rw	Performance Monitors User Enable	
PMXEVCNTR	32	0	rw	Performance Monitors Selected Event Count	
PMXEVTYPER	32	0	rw	Performance Monitors Selected Event Type	
PRRR	32	98aa4	rw	Primary Region Remap	
RAMINDEX	32	-	-w	RAM Index	
REVIDR	32	0	r-	Revision ID	
SCR	32	0	rw	Secure Configuration	
SCTLR	32	c50078	rw	System Control	
SDER	32	0	rw	Secure Debug Enable	
TCMTR	32	0	r-	TCM Type	
TEECR	32	0		T32EE Configuration	
TEEHBR	32	0	rw	T32EE Configuration T32EE Handler Base	
TLBIALL	32	-	rw	Invalidate Entire Unified TLB	
	32		-w	Invalidate Entire Hyp Unified TLB	
TLBIALLH TLBIALLHIS	32	-	-w	Invalidate Entire Hyp TLB (IS)	
TLBIALLIS	32	-	-w	Invalidate Entire Hyp TLB (IS)  Invalidate Entire Unified TLB (IS)	
TLBIALLIS	32	-	-w	Invalidate Entire Unified TLB (18)  Invalidate Entire Non-Secure Non-Hyp Unified TLB	
			-w	V -	
TLBIALLNSNHIS	32	-	-w	Invalidate Entire Non-Secure Non-Hyp Unified TLB (IS)	
TLBIASID	32	-	-w	Invalidate Unified TLB by ASID	
TLBIASIDIS	32	-	-w	Invalidate Unified TLB by ASID (IS)	
TLBIMVA	32	-	-w	Invalidate Unified TLB by VA	
TLBIMVAA	32	-	-w	Invalidate Unified TLB by VA, all ASID	
TLBIMVAAIS	32	-	-w	Invalidate Unified TLB by VA, all ASID (IS)	
TLBIMVAH	32	-	-w	Invalidate Hyp Unified TLB by VA	
TLBIMVAHIS	32	-	-w	Invalidate Hyp Unified TLB by VA (IS)	
TLBIMVAIS	32	-	-w	Invalidate Unified TLB by VA (IS)	
TLBTR	32	0	r-	TLB Type	
TPIDRPRW	32	0	rw	PL0 Read/Write Software Thread ID	
TPIDRURO	32	0	rw	PL0 Read-Only Software Thread ID	
TPIDRURW	32	0	rw	PL1 Software Thread ID	
TTBCR	32	0	rw	Translation Table Base Control	
TTBR0	32	0	rw	Translation Table Base 0	
TTBR1	32	0	rw	Translation Table Base 1	
VBAR	32	0	rw	Vector Base Address	
VMPIDR	32	80000000	rw	Virtualization Multiprocessor ID	
VPIDR	32	413fc0f2	rw	Virtualization Processor ID	
VTCR	32	80000000	rw	Virtualization Translation Control	

Table 13.13: Registers at level 2, type: CPU group: Coprocessor\_32\_bit

#### 13.2.14 Coprocessor\_32\_bit\_secure

Registers at level:2, type:CPU group:Coprocessor\_32\_bit\_secure

Name	Bits	Initial-Hex	RW	Description
ADFSR_S	32	0	rw	Auxilary Data Fault Status
AIFSR_S	32	0	rw	Auxilary Instruction Fault Status
AMAIR0_S	32	0	rw	Auxilary Memory Attribute Indirection 0
AMAIR1_S	32	0	rw	Auxilary Memory Attribute Indirection 1
CNTP_CTL_S	32	0	rw	Counter-Timer Physical Timer Control
CNTP_TVAL_S	32	0	rw	Counter-Timer Physical Timer TimerValue
CONTEXTIDR_S	32	0	rw	Context ID
CSSELR_S	32	1	rw	Cache Size Selection
DACR_S	32	0	rw	Domain Access Control
DFAR_S	32	0	rw	Data Fault Address
DFSR_S	32	0	rw	Data Fault Status
IFAR_S	32	0	rw	Instruction Fault Address
IFSR_S	32	0	rw	Instruction Fault Status
MAIR0_S	32	0	rw	Memory Attribute Indirection 0
MAIR1_S	32	0	rw	Memory Attribute Indirection 1
NMRR_S	32	44e048e0	rw	Normal Memory Remap
PAR_S	32	0	rw	Physical Address
PRRR_S	32	98aa4	rw	Primary Region Remap
$SCTLR\_S$	32	c50078	rw	System Control
TPIDRPRW_S	32	0	rw	PL0 Read/Write Software Thread ID
TPIDRURO_S	32	0	rw	PL0 Read-Only Software Thread ID
TPIDRURW_S	32	0	rw	PL1 Software Thread ID
TTBCR_S	32	0	rw	Translation Table Base Control
TTBR0_S	32	0	rw	Translation Table Base 0
TTBR1_S	32	0	rw	Translation Table Base 1
VBAR_S	32	0	rw	Vector Base Address

Table 13.14: Registers at level 2, type:CPU group:Coprocessor\_32\_bit\_secure

#### 13.2.15 Coprocessor\_32\_bit\_non\_secure

Registers at level:2, type:CPU group:Coprocessor\_32\_bit\_non\_secure

Name	Bits	Initial-Hex	RW	Description
ADFSR_NS	32	0	rw	Auxilary Data Fault Status
AIFSR_NS	32	0	rw	Auxilary Instruction Fault Status
AMAIR0_NS	32	0	rw	Auxilary Memory Attribute Indirection 0
AMAIR1_NS	32	0	rw	Auxilary Memory Attribute Indirection 1
CNTP_CTL_NS	32	0	rw	Counter-Timer Physical Timer Control
CNTP_TVAL_NS	32	0	rw	Counter-Timer Physical Timer Timer Value
CONTEXTIDR_NS	32	0	rw	Context ID
CSSELR_NS	32	1	rw	Cache Size Selection
DACR_NS	32	0	rw	Domain Access Control
DFAR_NS	32	0	rw	Data Fault Address
DFSR_NS	32	0	rw	Data Fault Status
IFAR_NS	32	0	rw	Instruction Fault Address
IFSR_NS	32	0	rw	Instruction Fault Status
MAIR0_NS	32	0	rw	Memory Attribute Indirection 0
MAIR1_NS	32	0	rw	Memory Attribute Indirection 1
NMRR_NS	32	44e048e0	rw	Normal Memory Remap
PAR_NS	32	0	rw	Physical Address

PRRR_NS	32	98aa4	rw	Primary Region Remap
SCTLR_NS	32	c50078	rw	System Control
TPIDRPRW_NS	32	0	rw	PL0 Read/Write Software Thread ID
TPIDRURO_NS	32	0	rw	PL0 Read-Only Software Thread ID
TPIDRURW_NS	32	0	rw	PL1 Software Thread ID
TTBCR_NS	32	0	rw	Translation Table Base Control
TTBR0_NS	32	0	rw	Translation Table Base 0
TTBR1_NS	32	0	rw	Translation Table Base 1
VBAR_NS	32	0	rw	Vector Base Address

Table 13.15: Registers at level 2, type:CPU group:Coprocessor\_32\_bit\_non\_secure

#### 13.2.16 Coprocessor\_64\_bit

Registers at level:2, type:CPU group:Coprocessor\_64\_bit

Name	Bits	Initial-Hex	RW	Description
CNTHP_CVAL	64	0	rw	Counter-Timer Hyp Physical Timer CompareValue
CNTPCT	64	0	r-	Counter-Timer Physical Count
CNTP_CVAL	64	0	rw	Counter-Timer Physical Timer CompareValue
CNTVCT	64	0	r-	Counter-Timer Virtual Count
CNTVOFF	64	0	rw	Virtual Offset
CNTV_CVAL	64	0	rw	Counter-Timer Virtual Timer CompareValue
CPUMERRSR	64	0	rw	CPU Memory Error Syndrome
HTTBR	64	0	rw	Hyp Translation Table Base
L2MERRSR	64	0	rw	L2 Memory Error Syndrome
PARLPA	64	0	rw	Physical Address
TTBR0LPA	64	0	rw	Translation Table Base 0
TTBR1LPA	64	0	rw	Translation Table Base 1
VTTBR	64	0	rw	Virtualization Translation Table Base

Table 13.16: Registers at level 2, type:CPU group:Coprocessor\_64\_bit

#### 13.2.17 Coprocessor\_64\_bit\_secure

Registers at level:2, type:CPU group:Coprocessor\_64\_bit\_secure

Name	Bits	Initial-Hex	RW	Description
CNTP_CVAL_S	64	0	rw Counter-Timer Physical Timer CompareValue	
PARLPA_S	64	0	rw	Physical Address
TTBR0LPA_S	64	0	rw	Translation Table Base 0
TTBR1LPA_S	64	0	rw	Translation Table Base 1

Table 13.17: Registers at level 2, type:CPU group:Coprocessor\_64\_bit\_secure

#### 13.2.18 Coprocessor\_64\_bit\_non\_secure

Registers at level:2, type:CPU group:Coprocessor\_64\_bit\_non\_secure

Name	Bits	Initial-Hex	RW	Description
CNTP_CVAL_NS	64	0	rw	Counter-Timer Physical Timer CompareValue
PARLPA_NS	64	0	rw	Physical Address
TTBR0LPA_NS	64	0	rw	Translation Table Base 0
TTBR1LPA_NS	64	0	rw	Translation Table Base 1

Table 13.18: Registers at level 2, type:CPU group:Coprocessor\_64\_bit\_non\_secure

# 13.2.19 Integration\_support

Registers at level:2, type:CPU group:Integration\_support

Name	Bits	Initial-Hex	RW	Description	
transactPL	32	1	r-	privilege level of current memory transaction	
transactAT	32	0	r-	current memory transaction type: PA=1, VA=0	
artifactPAR	64	0	r-	result of address translation for artifact write to ATS1CPR etc	
PTWBankSelect	8	0	rw	select PTW bank (0 is stage 1, 1 is stage 2, 2-5 are stage 2 walks	
				initiated by stage 1 level 0-3 entry lookups, respectively)	
PTWBankValid	8	0	r-	bitmask of valid banks (0x01 is stage 1, 0x02 is stage 2, 0x04-	
				0x20 are stage 2 walks initiated by stage 1 level 0-3 entry lookups,	
				respectively)	
${\bf PTWAddressValid}$	8	0	r-	bitmask of valid bits for each of PTWAd-	
				dressL0PTWAddressL3, PTWBase, PTWInput and PT-	
				WOutput in current bank	
PTWAddressNS	8	0	r-	bitmask of Non-Secure bits for each of PTWAd-	
				dressL0PTWAddressL3, PTWBase and PTWOutput in	
				current bank (PTWInput bit is always 0)	
PTWValueValid	8	0	r-	bitmask of valid bits for each of PTWValueL0PTWValueL3 in	
		_		current bank	
PTWAddressL0	64	0	r-	current bank PTW address, level 0	
PTWAddressL1	64	0	r-	current bank PTW address, level 1	
PTWAddressL2	64	0	r-	current bank PTW address, level 2	
PTWAddressL3	64	0	r-	current bank PTW address, level 3	
PTWValueL0	64	0	r-	current bank PTW value, level 0	
PTWValueL1	64	0	r-	current bank PTW value, level 1	
PTWValueL2	64	0	r-	current bank PTW value, level 2	
PTWValueL3	64	0	r-	current bank PTW value, level 3	
PTWBase	64	0	r-	current bank PTW table base address	
PTWInput	64	0	r-	current bank PTW input address	
PTWOutput	64	0	r-	current bank PTW output address	
PTWPgSize	64	0	r-	current bank PTW page size (Valid only when PTWOutput is valid)	
PTWLEL1S	64	0	-w	perform secure EL1 stage 1 page table walk for fetch, filling PTW	
				query registers	
PTWD_EL1S	64	0	-w	perform secure EL1 stage 1 page table walk for load/store, filling	
				PTW query registers	
PTWI_EL1NS	64	0	-w	perform non-secure EL1 stage 1 page table walk for fetch, filling	
				PTW query registers	
PTWD_EL1NS	64	0	-w	perform non-secure EL1 stage 1 page table walk for load/store,	
				filling PTW query registers	
PTWI_EL2	64	0	-w	perform non-secure EL2 page table walk for fetch, filling PTW	
				query registers	
PTWD_EL2	64	0	-w	perform non-secure EL2 page table walk for load/store, filling	
				PTW query registers	
PTWI_S2	64	0	-w	perform non-secure stage 2 page table walk for fetch, filling PTW	
				query registers	
PTWD_S2	64	0	-w	perform non-secure stage 2 page table walk for load/store, filling	
				PTW query registers	
PTWI_current	64	0	-w	perform current mode page table walk for fetch, filling PTW query	
				registers	

PTWD_current	64	0	-w	perform current mode page table walk for load/store, filling PTW
			query registers	
ResetTLBs	8	0	-w	reset all implemented TLBs to initial state
HaltReason	8	0	r-	bit field indicating halt reason

Table 13.19: Registers at level 2, type:CPU group:Integration\_support

#### 13.2.20 MPCore\_distributor

Registers at level:2, type:CPU group:MPCore\_distributor

Name	Bits	Initial-Hex	RW	Description
GICD_CIDR0	32	d	r-	Component ID 0
GICD_CIDR1	32	f0	r-	Component ID 1
GICD_CIDR2	32	5	r-	Component ID 2
GICD_CIDR3	32	b1	r-	Component ID 3
GICD_CPENDSGIR0	32	0	rw	SGI Clear-Pending 0
GICD_CPENDSGIR1	32	0	rw	SGI Clear-Pending 1
GICD_CPENDSGIR2	32	0	rw	SGI Clear-Pending 2
GICD_CPENDSGIR3	32	0	rw	SGI Clear-Pending 3
GICD_CTLR	32	0	rw	Distributor Control
GICD_ICACTIVER0	32	0	rw	Interrupt Clear-Active 0
GICD_ICACTIVER1	32	0	rw	Interrupt Clear-Active 1
GICD_ICACTIVER2	32	0	rw	Interrupt Clear-Active 2
GICD_ICENABLER0	32	ffff	rw	Interrupt Clear-Enable 0
GICD_ICENABLER1	32	0	rw	Interrupt Clear-Enable 1
GICD_ICENABLER2	32	0	rw	Interrupt Clear-Enable 2
GICD_ICFGR0	32	aaaaaaaa	rw	Interrupt Configuration 0
GICD_ICFGR1	32	0	rw	Interrupt Configuration 1
GICD_ICFGR2	32	55555555	rw	Interrupt Configuration 2
GICD_ICFGR3	32	55555555	rw	Interrupt Configuration 3
GICD_ICFGR4	32	55555555	rw	Interrupt Configuration 4
GICD_ICFGR5	32	55555555	rw	Interrupt Configuration 5
GICD_ICPENDR0	32	0	rw	Interrupt Clear-Pending 0
GICD_ICPENDR1	32	0	rw	Interrupt Clear-Pending 1
GICD_ICPENDR2	32	0	rw	Interrupt Clear-Pending 2
GICD_IGROUPR0	32	0	rw	Interrupt Group 0
GICD_IGROUPR1	32	0	rw	Interrupt Group 1
GICD_IGROUPR2	32	0	rw	Interrupt Group 2
GICD_IIDR	32	102043b	r-	Distributor Implementor ID
GICD_IPRIORITYR0	32	0	rw	Interrupt Priority 0
GICD_IPRIORITYR1	32	0	rw	Interrupt Priority 1
GICD_IPRIORITYR2	32	0	rw	Interrupt Priority 2
GICD_IPRIORITYR3	32	0	rw	Interrupt Priority 3
GICD_IPRIORITYR4	32	0	rw	Interrupt Priority 4
GICD_IPRIORITYR5	32	0	rw	Interrupt Priority 5
GICD_IPRIORITYR6	32	0	rw	Interrupt Priority 6
GICD_IPRIORITYR7	32	0	rw	Interrupt Priority 7
GICD_IPRIORITYR8	32	0	rw	Interrupt Priority 8
GICD_IPRIORITYR9	32	0	rw	Interrupt Priority 9
GICD_IPRIORITYR10	32	0	rw	Interrupt Priority 10
GICD_IPRIORITYR11	32	0	rw	Interrupt Priority 11
GICD_IPRIORITYR12	32	0	rw	Interrupt Priority 12
GICD_IPRIORITYR13	32	0	rw	Interrupt Priority 13
GICD_IPRIORITYR14	32	0	rw	Interrupt Priority 14
GICD_IPRIORITYR15	32	0	rw	Interrupt Priority 15

	1	ı		
GICD_IPRIORITYR16	32	0	rw	Interrupt Priority 16
GICD_IPRIORITYR17	32	0	rw	Interrupt Priority 17
GICD_IPRIORITYR18	32	0	rw	Interrupt Priority 18
GICD_IPRIORITYR19	32	0	rw	Interrupt Priority 19
GICD_IPRIORITYR20	32	0	rw	Interrupt Priority 20
GICD_IPRIORITYR21	32	0	rw	Interrupt Priority 21
GICD_IPRIORITYR22	32	0	rw	Interrupt Priority 22
GICD_IPRIORITYR23	32	0	rw	Interrupt Priority 23
GICD_ISACTIVER0	32	0	rw	Interrupt Set-Active 0
GICD_ISACTIVER1	32	0	rw	Interrupt Set-Active 1
GICD_ISACTIVER2	32	0	rw	Interrupt Set-Active 2
GICD_ISENABLER0	32	ffff	rw	Interrupt Set-Enable 0
GICD_ISENABLER1	32	0	rw	Interrupt Set-Enable 1
GICD_ISENABLER2	32	0	rw	Interrupt Set-Enable 2
GICD_ISPENDR0	32	0	rw	Interrupt Set-Pending 0
GICD_ISPENDR1	32	0	rw	Interrupt Set-Pending 1
GICD_ISPENDR2	32	0	rw	Interrupt Set-Pending 2
GICD_ITARGETSR0	32	1010101	rw	Interrupt Processor Targets 0
GICD_ITARGETSR1	32	1010101	rw	Interrupt Processor Targets 1
GICD_ITARGETSR2	32	1010101		Interrupt Processor Targets 2
GICD_ITARGETSR3	32	1010101	rw	Interrupt Processor Targets 2  Interrupt Processor Targets 3
			rw	
GICD_ITARGETSR4	32	0	rw	Interrupt Processor Targets 4
GICD_ITARGETSR5	32	0	rw	Interrupt Processor Targets 5
GICD_ITARGETSR6	32	1010100	rw	Interrupt Processor Targets 6
GICD_ITARGETSR7	32	1010101	rw	Interrupt Processor Targets 7
GICD_ITARGETSR8	32	0	rw	Interrupt Processor Targets 8
GICD_ITARGETSR9	32	0	rw	Interrupt Processor Targets 9
GICD_ITARGETSR10	32	0	rw	Interrupt Processor Targets 10
GICD_ITARGETSR11	32	0	rw	Interrupt Processor Targets 11
GICD_ITARGETSR12	32	0	rw	Interrupt Processor Targets 12
GICD_ITARGETSR13	32	0	rw	Interrupt Processor Targets 13
GICD_ITARGETSR14	32	0	rw	Interrupt Processor Targets 14
GICD_ITARGETSR15	32	0	rw	Interrupt Processor Targets 15
GICD_ITARGETSR16	32	0	rw	Interrupt Processor Targets 16
GICD_ITARGETSR17	32	0	rw	Interrupt Processor Targets 17
GICD_ITARGETSR18	32	0	rw	Interrupt Processor Targets 18
GICD_ITARGETSR19	32	0	rw	Interrupt Processor Targets 19
GICD_ITARGETSR20	32	0	rw	Interrupt Processor Targets 20
GICD_ITARGETSR21	32	0	rw	Interrupt Processor Targets 21
GICD_ITARGETSR22	32	0	rw	Interrupt Processor Targets 22
GICD_ITARGETSR23	32	0	rw	Interrupt Processor Targets 23
GICD_PIDR0	32	90	r-	Peripheral ID 0
GICD_PIDR1	32	b4	r-	Peripheral ID 1
GICD_PIDR1	32	2b		Peripheral ID 2
GICD_PIDR2 GICD_PIDR3	32	0	r-	Peripheral ID 3
GICD_PIDR3 GICD_PIDR4	32	4	r-	
			r-	Peripheral ID 5
GICD_PIDR5	32	0	r-	Peripheral ID 5
GICD_PIDR6	32	0	r-	Peripheral ID 6
GICD_PIDR7	32	0	r-	Peripheral ID 7
GICD_PPISR	32	0	r-	PPI STATUS
GICD_SGIR	32	0	-w	Software-Generated Interrupt
GICD_SPENDSGIR0	32	0	rw	SGI Set-Pending 0
GICD_SPENDSGIR1	32	0	rw	SGI Set-Pending 1
GICD_SPENDSGIR2	32	0	rw	SGI Set-Pending 2
GICD_SPENDSGIR3	32	0	rw	SGI Set-Pending 3
GICD_SPISR0	32	0	r-	SPI Status 0

GICD_SPISR1	32	0	r-	SPI Status 1
GICD_TYPER	32	fc22	r-	Interrupt Controller Type

Table 13.20: Registers at level 2, type:CPU group:MPCore\_distributor

#### 13.2.21 MPCore\_processor\_interface

Registers at level:2, type:CPU group:MPCore\_processor\_interface

Name	Bits	Initial-Hex	RW	Description
GICC_ABPR	32	3	rw	Aliased Binary Point
GICC_AEOIR	32	0	-w	Aliased End of Interrupt
GICC_AHPPIR	32	3ff	r-	Aliased Highest Priority Pending Interrupt
GICC_AIAR	32	3ff	r-	Aliased Interrupt Acknowledge
GICC_APR0	32	0	rw	Active Priorities 0
GICC_BPR	32	2	rw	Binary Point
GICC_CTLR	32	0	rw	CPU Interface Control
GICC_DIR	32	0	-w	Deactivate Interrupt
GICC_EOIR	32	0	-w	End of Interrupt
GICC_HPPIR	32	3ff	r-	Highest Priority Pending Interrupt
GICC_IAR	32	3ff	r-	Interrupt Acknowledge
GICC_IIDR	32	2043b	r-	CPU Interface ID
GICC_NSAPR0	32	0	rw	Non-secure Active Priorities 0
GICC_PMR	32	0	rw	Interrupt Priority Mask
GICC_RPR	32	ff	r-	Running Priority

Table 13.21: Registers at level 2, type:CPU group:MPCore\_processor\_interface

#### 13.2.22 MPCore\_virtual\_interface\_control

Registers at level:2, type:CPU group:MPCore\_virtual\_interface\_control

Name	Bits	Initial-Hex	RW	Description
GICH_APR0	32	0	rw	Active Priorities 0
GICH_EISR0	32	0	r-	End of Interrupt Status 0
GICH_ELRSR0	32	f	r-	Empty List Register Status 0
GICH_HCR	32	0	rw	Hypervisor Control
GICH_LR0	32	0	rw	List 0
GICH_LR1	32	0	rw	List 1
GICH_LR2	32	0	rw	List 2
GICH_LR3	32	0	rw	List 3
GICH_MISR	32	0	r-	Maintenance Interrupt Status
GICH_VMCR	32	4c0000	rw	Virtual Machine Control
GICH_VTR	32	90000003	r-	VGIC Type

Table 13.22: Registers at level 2, type:CPU group:MPCore\_virtual\_interface\_control

#### 13.2.23 MPCore\_virtual\_processor\_interface

Registers at level:2, type:CPU group:MPCore\_virtual\_processor\_interface

Name	Bits	Initial-Hex	RW	Description
GICV_ABPR	32	3	rw	VM Aliased Binary Point
GICV_AEOIR	32	0	-w	VM Aliased End of Interrupt
GICV_AHPPIR	32	3ff	r-	VM Aliased Highest Priority Pending Interrupt

GICV_AIAR	32	3ff	r-	VM Aliased Interrupt Acknowledge
GICV_APR0	32	0	rw	VM Active Priorities 0
GICV_BPR	32	2	rw	VM Binary Point
GICV_CTLR	32	0	rw	Virtual Machine Control
GICV_DIR	32	0	-w	VM Deactivate Interrupt
GICV_EOIR	32	0	-w	VM End of Interrupt
GICV_HPPIR	32	3ff	r-	VM Highest Priority Pending Interrupt
GICV_IAR	32	3ff	r-	VM Interrupt Acknowledge
GICV_IIDR	32	2043b	r-	VM CPU Interface ID
GICV_PMR	32	0	rw	VM Priority Mask
GICV_RPR	32	ff	r-	VM Running Priority

Table 13.23: Registers at level 2, type:CPU group:MPCore\_virtual\_processor\_interface