CLO # 1 Understand the kr	nowledge of number systems and their operation.	s [5 marks]
	and 31_{10} to Gray code. O = $\sqrt{0010}$ M = $\sqrt{1111}$ mber -239 as an 8-bit number in the sign-magn	
1110111	No is in 9 bit invalid	(S)
CLO # 2 Techniques to des marks]	sign logic circuits.	[10
Q2:(a) Simplify the following truth table:	ng Boolean expressions, using four-variable K-ma	aps only, without [3]
00 01 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c} CD + AC\overline{D} + \overline{ABC} + \overline{ABCD} \\ ABC + \overline{ABCD} + \overline{ABCD} \\ ABC + \overline{ABCD} + \overline{BCD} \\ ABC + \overline{ABCD} + \overline{ABCD} + \overline{BCD} \\ ABC + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} \\ ABC + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} \\ ABC + \overline{ABCD} + AB$	
15D+ #6D	OT TO THE	
c) In a water pumping slat implies that pump x is on and alarm when the majority of	and OR-NAND for the following function:	tional circuit to raise an an expression for this
Spring 2025	Department of Computer Science	Page 1 of 6

CLO # 3 Analyze small -scale combinational digital circuits.

[10

[3]


marks


23 (a) Design a simplified Digital Logic Circuit for a BCD to 7-Segment Decoder. Following steps are required.


(i) Find the truth table. (Input variables are D3 D2, D1 and D0)

(ii) Plot the K-Maps ONLY for outputs segment a,b and c.


(iii) Simplify the K-Maps output functions in sum of product (SOP) form.








 $a = D_1 + D_2 + D_2 D_0 + \overline{D}_2$



C = D2+D1+D


) The full-adder in Fig-1 is tested under all input conditions with the input waveforms shown om your observation of the \sum and C_{out} waveforms, is it operating properly, and if not, what is the ost likely fault?




Department of Computer Science

Page 2 of 6


(c) Determine the output (Y0-Y7) waveform for the De-multiplexer shown in Fig -2 for the data select lines and enable input lines are shown in Fig 3. (Consider G2A and G2B Low) [4]




(d) The circuit Fig-3 is supposed to be a simple digital combination lock whose output will generate an active LOW signal for only one combination of inputs. Modify the circuit diagram for active IIIGH output. Also, determine the input conditions needed to cause the output to go to its active




Q4:(a)Two edge-triggered J-K flip-flops are shown in Fig-4 below. If the inputs are as shown, draw the Q output of each flip-flop relative to the clock, and explain the difference between the two. The flip-flops are initially RESET.







(b) For a gated D latch, the waveforms shown in Fig-5 below are observed on its inputs. Draw the timing diagram showing the output waveform you would expect to see at Q if the latch is initially RESET.




CLO # 4 Analyze Sequential Circuits to utilize in different applications.

[14 marks]





(c) Draw the states of the 5-bit register in Fig-7, for the specified data input (101112) and clock waveforms. Assume that register is initially cleared.



Spring 2025

[3]