Skip to content
RISC-V CPU for OpenFPGAs, in Icestudio
Assembly C Makefile
Branch: master
Clone or download
Obijuan Merge pull request #1 from vascodh/master
Salida a Display COM-1129 de SparkFun
Latest commit 015cfef Oct 4, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
blocks Agregado tic-write Oct 3, 2019
firmware-asm Example 02-cont updated Sep 14, 2019
firmware-c test.c updated (removed old firmaware*.c) Sep 28, 2019
wiki/v1.2.0 Animation added Sep 29, 2019
LICENSE Initial commit Sep 10, 2019
README.md Readme updated Sep 29, 2019
demo-Alhambra-II.bin demo.bin renamed to demo-Alhambra-II.bin Sep 28, 2019
demo.ice Agregado salida Display COM1129 Oct 3, 2019

README.md

RISC-V-FPGA

RISC-V CPU for OpenFPGAs, in Icestudio

Quick start

  • Open the demo.ice file with Icestudio
  • Connect the Alhambra-II board (or compatible) and upload the design
  • It will take around 6min to sinthesize and upload to the board
  • The system is ready for executing your firmware!

Testing the firmaware in C

  • go to the firmware-c folder
  • Execute make (It is assumed that you already have the risc-v tools installed)
  • You should see a binary counter in the LEDs
  • If you open a serial terminal (115200 bauds) you will see messages

  • Pressing the "1" key will reset the counter and show the intial message again

Testing the firmware in asm

  • go to the firmware-asm folder
  • Execute make
  • You should see a value in the LEDs

Credits

It is based on the picorv32 by Clifford Wolf https://github.com/cliffordwolf/picorv32

You can’t perform that action at this time.