PRETTY GATE MACHINE SYSTEM DESIGN - ALU

COMPLETED: 11/16/18

Table of Contents:

1.	Parts List
	Input List
	Output List
	Interface List
	Module List
	Mode List (states
	Circuit Diagram
8	State Machines

```
Parts List: primitives and wiring
    Logic Unit
       o wire [7:0] andwire;
           wire [7:0] orwire;
           wire [7:0] notawire;
       0
           wire [7:0] notbwire;
           wire [7:0] xorwire;
           reg nullin;
     STtoMUX
       o wire [3:0] notS;
       o wire [15:0] andOUT;
       o not(notS[0], s[0]);
           not(notS[1], s[1]);
           not(notS[2], s[2]);
       0
           not(notS[3], s[3]);

    And unit

       o and a(result[0], A[0], B[0]);
           and b(result[1], A[1], B[1]);
           and c(result[2], A[2], B[2]);
           and c(result[3], A[3], B[3]);
       0
           and d(result[4], A[4], B[4]);
       0
       0
           and e(result[5], A[5], B[5]);
           and f(result[6], A[6], B[6]);
       0
           and g(result[7], A[7], B[7]);
       0
    Or unit
       o or a(result[0], A[0], B[0]);
           or b(result[1], A[1], B[1]);
           or c(result[2], A[2], B[2]);
       0
           or d(result[3], A[3], B[3]);
       0
           or e(result[4], A[4], B[4]);
       0
           or f(result[5], A[5], B[5]);
       0
           or g(result[6], A[6], B[6]);
           or h(result[7], A[7], B[7]);
    notA unit
       o not(result[0], A[0]);
       0
           not(result[1], A[1]);
           not(result[2], A[2]);
       0
       0
           not(result[3], A[3]);
           not(result[4], A[4]);
       0
           not(result[5], A[5]);
       0
           not(result[6], A[6]);
           not(result[7], A[7]);
       0
    notB unit
       o not(result[0], B[0]);
       0
           not(result[1], B[1]);
           not(result[2], B[2]);
```

```
not(result[3], B[3]);
   0
       not(result[4], B[4]);
   0
       not(result[5], B[5]);
   0
   0
       not(result[6], B[6]);
       not(result[7], B[7]);
   0
Xor unit
   o xor(result[0], A[0], B[0]);
       xor(result[1], A[1], B[1]);
       xor(result[2], A[2], B[2]);
       xor(result[3], A[3], B[3]);
   0
       xor(result[4], A[4], B[4]);
   0
       xor(result[5], A[5], B[5]);
   0
       xor(result[6], A[6], B[6]);
   0
       xor(result[7], A[7], B[7]);
   0
ABrightshifter
   o wire notsh;
        not(notsh, sh);
   0
        wire [6:0] alout;
   0
        wire [6:0] a2out;
   0
   0
        wire [6:0] orout;
        and (alout [6], q[7], sh ); //a1
   0
        and(a2out[6], A[6], notsh);
   0
        or(orout[6], alout[6], a2out[6]);
   0
        and (alout[5], q[6], sh);
   0
        and (a2out[5], A[5], notsh);
   0
        or(orout[5], a1out[5], a2out[5]);
   0
        and (alout[4], q[5], sh);
   0
        and (a2out[4], A[4], notsh);
   0
        or(orout[4], alout[4], a2out[4]);
   0
        and (alout[3], q[4], sh);
   0
        and(a2out[3], A[3], notsh);
   0
   0
        or(orout[3], alout[3], a2out[3]);
        and (alout[2], q[3], sh);
   0
   0
        and (a2out[2], A[2], notsh);
        or(orout[2], alout[2], a2out[2]);
   0
        and (alout[1], q[2], sh);
   0
        and (a2out[1], A[1], notsh);
   0
        or(orout[1], alout[1], a2out[1]);
   0
   0
        and (alout[0], q[1], sh);
        and(a2out[0], A[0], notsh);
   0
        or(orout[0], alout[0], a2out[0]);
   0
ABleftshifter
   o wire notsh;
        not(notsh, sh);
   0
        wire [6:0] alout;
   0
        wire [6:0] a2out;
   0
        wire [6:0] orout;
```

```
0
          and (alout [6], q[6], sh ); //a1
          or(orout[6], alout[6], a2out[6]);
     0
     0
          and (a2out[5], A[6], notsh);
          and (alout [5], q[5], sh ); //a1
     0
          or(orout[5], alout[5], a2out[5]);
     0
          and(a2out[4], A[5], notsh);
     0
          and (alout [4], q[3], sh ); //a1
     0
          or(orout[4], alout[4], a2out[4]);
     0
          and (a2out[3], A[4], notsh);
     0
     0
          and (alout [3], q[3], sh ); //a1
     0
          or(orout[3], alout[3], a2out[3]);
          and(a2out[2], A[3], notsh);
     0
          and (a1out[2], q[2], sh); //a1
     0
          or(orout[2], a1out[2], a2out[2]);
     0
          and (a2out[1], A[2], notsh);
     0
     0
          and (alout[1], q[1], sh); //a1
          or(orout[1], alout[1], a2out[1]);
     0
          and (a2out[0], A[1], notsh);
     0
     0
          and (alout[0], q[0], sh); //a1
     0
          or(orout[0], alout[0], a2out[0]);
  DFF
           wire
                   Cn;
     0
           wire
                   Cnn;
     0
           wire
     0
                   DQ;
           wire
                  DQn;
     0
     0
           not(Cn, C);
           not(Cnn, Cn);
     0
• D latch
     0
           wire
                   Dnotout;
     0
           wire
                   Dandout;
     0
           wire
                   Dandout2;
           not(Dnotout, D);
     0
     0
           and (Dandout, G, D);
           and (Dandout2, G, Dnotout);
     0
           nor(Qn, Dandout, Q);
     0
           nor(Q, Dandout2, Qn)
  Sr latch gated
     0
           wire
                   S1;
           wire
                   R1;
     0
           and (S1, G, S);
     0
           and (R1, G, R);
     0
           nor(Qn, S1, Q);
     0
           nor(Q, R1, Qn);
     0
 ALU
          wire [7:0] eightbasuOUT;
     0
          wire [7:0] AleftsOUT;
```

and (a2out[6], A[7], notsh);

0

```
wire [7:0] ArightsOUT;
     0
         wire [7:0] AleftsOUTn;
         wire [7:0] ArightsOUTn;
     0
     0
         wire [7:0] BleftsOUT;
     0
         wire [7:0] BrightsOUT;
     0
         wire [7:0] BleftsOUTn;
         wire [7:0] BrightsOUTn;
     0
         wire [7:0] aluLUOUT;
         reg nullin;
     0
• Add half
     o xor G1(sum, a, b);
     o and G2(c out, a, b);
• Add full
         wire w1, w2, w3;
     0
         or (c out, w1, w3);
     0
• eightB asu
         wire [7:0] w;
     0
         wire [6:0] c;
     0
         xor x0(w[0], b[0], M);
         xor x1(w[1], b[1], M);
     0
         xor x2(w[2], b[2], M);
     0
     0
         xor x3(w[3], b[3], M);
         xor x4(w[4], b[4], M);
         xor x5(w[5], b[5], M);
     0
         xor x6(w[6], b[6], M);
         xor x7(w[7], b[7], M);
• Testbench
        wire [7:0] result;
     0
         wire carry ; // error code
     0
     0
         reg [7:0] a;
         reg [7:0] b;
     0
         reg M;
     0
         reg [3:0] selector;
     0
         reg clk;
         reg sh;
     0
```

Input List:

- module logic_unit(output [7:0] result, input [7:0]A, input [7:0] B, input [3:0] selector);
- module STtoMUX
 - o input [3:0] s,
 - o input oneMUXinput,
 - o input twoMUXinput,
 - o input threeMUXinput,
 - o input fourMUXinput,
 - o input fiveMUXinput,
 - o input sixMUXinput,
 - o input sevenMUXinput,
 - o input eightMUXinput,
 - o input nineMUXinput,
 - ' input intinchoximput
 - o input tenMUXinput, o input eleMUXinput,
 - o input twelMUXinput,
 - o input thirtMUXinput,
 - o input fourteenMUXinput,
 - o input fifteenMUXinput
 - o input sixteenMUXinput
- module and unit
 - o input[7:0] A
 - o input [7:0] B
- module or unit
 - o input[7:0] A
 - o input [7:0] B
- module notA unit
 - o input[7:0] A
- module notB unit
 - o input [7:0] B
- module xor unit
 - o input[7:0] A
 - o input [7:0] B
- module rightshifter
 - o input sh
 - o input clk
 - o input [7:0]A
- module leftshifter
 - o input sh
 - o input clk
 - o input [7:0]A
- module dff
 - o input C
 - o input D

- module d_latch
 - o input G
 - o input D
- module sr_latch_gated
 - o input G
 - o input S
 - o input R
- module ALU
 - o input [7:0] a
 - o input[7:0] b
 - o input [3:0] opcode
 - o input m i
 - o nput sh
 - o input clk
- module Add half
 - o input a, b
- module Add full
 - o input a, b, c in
- module eightB asu
 - o input [7:0] a
 - o input [7:0] b
 - o input M


Output List:


- module logic unit
 - o output [7:0] result
- module STtoMUX
 - o output result,
- module and unit
 - o output [7:0] result
- module or unit
 - o output [7:0] result
- module notA unit
 - o output [7:0] result
- module notB unit
 - o output [7:0] result
- module xor unit
 - o output [7:0] result
- module rightshifter
 - o output [7:0] q
 - o output [7:0] qn
- module leftshifter
 - o output [7:0] q
 - o output [7:0] qn
- module dff
 - o output Q
 - o output Qn
- module d latch
 - o output Q
 - o output Qn
- module sr latch gated
 - o output Q
 - o output Qn
- module ALU
 - o output carry
- module Add half
 - o output c out
 - o output sum
- module Add full
 - o output c out
 - o output sum
- module eightB asu
 - o output C
 - o output [7:0] sum

Interface List:

• module and_unit

AND UNIT






OR UNIT


module notA_unit

NOT UNIT




• module notB_unit

NOT UNIT




• module xor_unit




• module d_latch

D LATCH




module sr_latch_gated

GATED SR LATCH




• module Add_half

HALF ADDER



• module Add_full

FULL ADDER




0

Module List:


• module logic_unit

LOGIC UNIT





• module STtoMUX

${\sf STtoMUX}$




• module rightshifter






• module dff

DFF




module eightB_asu



8 BIT ADDER SUBTRACTOR

• module ALU

ALU




o • module testbench

Mode List(states):

BINARY	OPERATION	ERROR CODES	
	CODES		
0000	AND (A ^ B)	NULL	0
0001	OR (A V B)	OVERFLOW	1
0010	~A		2
0011	~B		3
0100	A XOR B	NULL	4
0101	A + OR - B	NULL	5
0110	SHIFT LEFT A	NULL	6
0111	SHIFT RIGHT	NULL	7
	А		
1000	SHIFT LEFT B	NULL	8
1001	SHIFT RIGHT	NULL	9
	В		
BINARY	CLEAR	М	
00	SET	ADD	0
01	RESET	SUBTRACT	1

Circuit Diagram:

ALU



State Machines:

