

# PRETTY GATE MACHINE

## SYSTEM DESIGN - ALU

COMPLETED: 11/16/18

Table of Contents:

1. Parts List.....	
2. Input List.....	
3. Output List.....	
4. Interface List.....	
5. Module List.....	
6. Mode List (states.....	
7. Circuit Diagram.....	
8. State Machines.....	

## Parts List: primitives and wiring

- Logic Unit
  - wire [7:0] andwire;
  - wire [7:0] orwire;
  - wire [7:0] notawire;
  - wire [7:0] notbwire;
  - wire [7:0] xorwire;
  - reg nullin;
- STtoMUX
  - wire [3:0] notS;
  - wire [15:0] andOUT;
  - not(notS[0], s[0]);
  - not(notS[1], s[1]);
  - not(notS[2], s[2]);
  - not(notS[3], s[3]);
- And\_unit
  - and a(result[0], A[0], B[0]);
  - and b(result[1], A[1], B[1]);
  - and c(result[2], A[2], B[2]);
  - and c(result[3], A[3], B[3]);
  - and d(result[4], A[4], B[4]);
  - and e(result[5], A[5], B[5]);
  - and f(result[6], A[6], B[6]);
  - and g(result[7], A[7], B[7]);
- Or\_unit
  - or a(result[0], A[0], B[0]);
  - or b(result[1], A[1], B[1]);
  - or c(result[2], A[2], B[2]);
  - or d(result[3], A[3], B[3]);
  - or e(result[4], A[4], B[4]);
  - or f(result[5], A[5], B[5]);
  - or g(result[6], A[6], B[6]);
  - or h(result[7], A[7], B[7]);
- notA\_unit
  - not(result[0], A[0]);
  - not(result[1], A[1]);
  - not(result[2], A[2]);
  - not(result[3], A[3]);
  - not(result[4], A[4]);
  - not(result[5], A[5]);
  - not(result[6], A[6]);
  - not(result[7], A[7]);
- notB\_unit
  - not(result[0], B[0]);
  - not(result[1], B[1]);
  - not(result[2], B[2]);

- o not(result[3], B[3]);
  - o not(result[4], B[4]);
  - o not(result[5], B[5]);
  - o not(result[6], B[6]);
  - o not(result[7], B[7]);
- Xor\_unit
  - o xor(result[0], A[0], B[0]);
  - o xor(result[1], A[1], B[1]);
  - o xor(result[2], A[2], B[2]);
  - o xor(result[3], A[3], B[3]);
  - o xor(result[4], A[4], B[4]);
  - o xor(result[5], A[5], B[5]);
  - o xor(result[6], A[6], B[6]);
  - o xor(result[7], A[7], B[7]);
- ABrightshifter
  - o wire notsh;
  - o not(notsh, sh);
  - o wire [6:0] alout;
  - o wire [6:0] a2out;
  - o wire [6:0] orout;
  - o and(alout[6], q[7], sh ); //a1
  - o and(a2out[6], A[6], notsh);
  - o or(orout[6], alout[6], a2out[6]);
  - o and(alout[5], q[6], sh);
  - o and(a2out[5], A[5], notsh);
  - o or(orout[5], alout[5], a2out[5]);
  - o and(alout[4], q[5], sh);
  - o and(a2out[4], A[4], notsh);
  - o or(orout[4], alout[4], a2out[4]);
  - o and(alout[3], q[4], sh);
  - o and(a2out[3], A[3], notsh);
  - o or(orout[3], alout[3], a2out[3]);
  - o and(alout[2], q[3], sh);
  - o and(a2out[2], A[2], notsh);
  - o or(orout[2], alout[2], a2out[2]);
  - o and(alout[1], q[2], sh);
  - o and(a2out[1], A[1], notsh );
  - o or(orout[1], alout[1], a2out[1]);
  - o and(alout[0], q[1], sh );
  - o and(a2out[0], A[0], notsh );
  - o or(orout[0], alout[0], a2out[0]);
- ALeftshifter
  - o wire notsh;
  - o not(notsh, sh);
  - o wire [6:0] alout;
  - o wire [6:0] a2out;
  - o wire [6:0] orout;

```

    o    and(a2out[6], A[7], notsh);
    o    and(alout[6], q[6],sh ); //a1
    o    or(orout[6], alout[6], a2out[6]);
    o    and(a2out[5], A[6], notsh);
    o    and(alout[5], q[5],sh ); //a1
    o    or(orout[5], alout[5], a2out[5]);
    o    and(a2out[4], A[5], notsh);
    o    and(alout[4], q[3],sh ); //a1
    o    or(orout[4], alout[4], a2out[4]);
    o    and(a2out[3], A[4], notsh);
    o    and(alout[3], q[3],sh ); //a1
    o    or(orout[3], alout[3], a2out[3]);
    o    and(a2out[2], A[3], notsh);
    o    and(alout[2], q[2],sh ); //a1
    o    or(orout[2], alout[2], a2out[2]);
    o    and(a2out[1], A[2], notsh);
    o    and(alout[1], q[1],sh ); //a1
    o    or(orout[1], alout[1], a2out[1]);
    o    and(a2out[0], A[1], notsh);
    o    and(alout[0], q[0],sh ); //a1
    o    or(orout[0], alout[0], a2out[0]);

• DFF
    o    wire    Cn;
    o    wire    Cnn;
    o    wire    DQ;
    o    wire    DQn;
    o    not(Cn, C);
    o    not(Cnn, Cn);

• D_latch
    o    wire    Dnotout;
    o    wire    Dandout;
    o    wire    Dandout2;
    o    not(Dnotout, D);
    o    and(Dandout, G, D);
    o    and(Dandout2, G, Dnotout);
    o    nor(Qn, Dandout, Q);
    o    nor(Q, Dandout2, Qn)

• Sr_latch_gated
    o    wire    S1;
    o    wire    R1;
    o    and(S1, G, S);
    o    and(R1, G, R);
    o    nor(Qn, S1, Q);
    o    nor(Q, R1, Qn);

• ALU
    o    wire [7:0] eightbasuOUT;
    o    wire [7:0] AleftsOUT;

```

```

    o    wire [7:0] ArightsOUT;
    o    wire [7:0] AleftsOUTn;
    o    wire [7:0] ArightsOUTn;
    o
    o    wire [7:0] BleftsOUT;
    o    wire [7:0] BrightsOUT;
    o    wire [7:0] BleftsOUTn;
    o    wire [7:0] BrightsOUTn;
    o    wire [7:0] aluLUOUT;
    o    reg nullin;
• Add_half
    o    xor G1(sum, a, b);
    o    and G2(c_out, a, b);
• Add_full
    o    wire w1, w2, w3;
    o    or (c_out, w1, w3);
• eightB_asu
    o    wire [7:0] w;
    o    wire [6:0] c;
    o    xor x0( w[0], b[0], M);
    o    xor x1( w[1], b[1], M);
    o    xor x2( w[2], b[2], M);
    o    xor x3( w[3], b[3], M);
    o    xor x4( w[4], b[4], M);
    o    xor x5( w[5], b[5], M);
    o    xor x6( w[6], b[6], M);
    o    xor x7( w[7], b[7], M);
• Testbench
    o    wire [7:0] result;
    o    wire carry ; // error code
    o    reg [7:0] a;
    o    reg [7:0] b;
    o    reg M;
    o    reg [3:0] selector;
    o    reg clk;
    o    reg sh;

```

Input List:

- module logic\_unit(output [7:0] result, input [7:0]A, input [7:0] B, input [3:0]selector);
- module STtoMUX
  - input [3:0] s,
  - input oneMUXinput,
  - input twoMUXinput,
  - input threeMUXinput,
  - input fourMUXinput,
  - input fiveMUXinput,
  - input sixMUXinput,
  - input sevenMUXinput,
  - input eightMUXinput,
  - input nineMUXinput,
  - input tenMUXinput,
  - input eleMUXinput,
  - input twelMUXinput,
  - input thirtMUXinput,
  - input fourteenMUXinput,
  - input fifteenMUXinput
  - input sixteenMUXinput
- module and\_unit
  - input[7:0] A
  - input [7:0] B
- module or\_unit
  - input[7:0] A
  - input [7:0] B
- module notA\_unit
  - input[7:0] A
- module notB\_unit
  - input [7:0] B
- module xor\_unit
  - input[7:0] A
  - input [7:0] B
- module rightshifter
  - input sh
  - input clk
  - input [7:0]A
- module leftshifter
  - input sh
  - input clk
  - input [7:0]A
- module dff
  - input C
  - input D

- module d\_latch
  - input G
  - input D
- module sr\_latch\_gated
  - input G
  - input S
  - input R
- module ALU
  - input [7:0] a
  - input [7:0] b
  - input [3:0] opcode
  - input m i
  - input sh
  - input clk
- module Add\_half
  - input a, b
- module Add\_full
  - input a, b, c\_in
- module eightB\_asu
  - input [7:0] a
  - input [7:0] b
  - input M




#### Output List:

- module logic\_unit
  - output [7:0] result
- module STtoMUX
  - output result,
- module and\_unit
  - output [7:0] result
- module or\_unit
  - output [7:0] result
- module notA\_unit
  - output [7:0] result
- module notB\_unit
  - output [7:0] result
- module xor\_unit
  - output [7:0] result
- module rightshifter
  - output [7:0] q
  - output [7:0] qn
- module leftshifter
  - output [7:0] q
  - output [7:0] qn
- module dff
  - output Q
  - output Qn
- module d\_latch
  - output Q
  - output Qn
- module sr\_latch\_gated
  - output Q
  - output Qn
- module ALU
  - output carry
- module Add\_half
  - output c\_out
  - output sum
- module Add\_full
  - output c\_out
  - output sum
- module eightB\_asu
  - output C
  - output [7:0] sum


Interface List:

- module and\_unit

## AND UNIT




- • module or\_unit



## OR UNIT


- • module notA\_unit

## NOT UNIT




- 
- module notB\_unit

## NOT UNIT



- 
- module xor\_unit




## XOR UNIT

○


- module d\_latch

D LATCH




- module sr\_latch\_gated

## GATED SR LATCH




- module Add\_half

## HALF ADDER



- module Add\_full


# FULL ADDER



Module List:


- module logic\_unit

LOGIC UNIT




- module STtoMUX


STtoMUX



- module rightshifter




- module leftshifter




- module dff

# DFF



- module eightB\_asu




## 8 BIT ADDER SUBTRACTOR



- module ALU

## ALU




- 
- module testbench

Mode List(states):

BINARY	OPERATION CODES	ERROR CODES	
0000	AND (A ^ B)	NULL	0
0001	OR (A V B)	OVERFLOW	1
0010	~A		2
0011	~B		3
0100	A XOR B	NULL	4
0101	A + OR - B	NULL	5
0110	SHIFT LEFT A	NULL	6
0111	SHIFT RIGHT A	NULL	7
1000	SHIFT LEFT B	NULL	8
1001	SHIFT RIGHT B	NULL	9
BINARY	CLEAR	M	
00	SET	ADD	0
01	RESET	SUBTRACT	1

Circuit Diagram:

# ALU



State Machines:

