

Digital Design 3e, Morris Mano Chapter 4 – Combinational Logic

# MODULAR DESIGN OF COMBINATIONAL CIRCUITS


Circuit Analysis Procedure

#### **Overview**

- Important concept analyze digital circuits
  - Given a circuit
    - Create a truth table
    - Create a minimized circuit
- ° Approaches
  - Boolean expression approach
  - Truth table approach
- Leads to minimized hardware
- ° Provides insights on how to design hardware
  - Tie in with K-maps (next time)


#### The Problem

- ° How can we convert from a circuit drawing to an equation or truth table?
- ° Two approaches
  - ° Create intermediate equations
  - Create intermediate truth tables




## **Label Gate Outputs**

- Label all gate outputs that are a function of input variables.
- 2. Label gates that are a function of input variables and previously labeled gates.
- 3. Repeat process until all outputs are labelled.




# **Approach 1: Create Intermediate Equations**

- □ Step 1: Create an equation for each gate output based on its input.
  - R = ABC
  - S = A + B
  - T = C'S
  - Out = R + T




# **Approach 1: Substitute in subexpressions**

- □ Step 2: Form a relationship based on input variables (A, B, C)
  - R = ABC
  - S = A + B
  - T = C'S = C'(A + B)
  - Out = R+T = ABC + C'(A+B)




# **Approach 1: Substitute in subexpressions**

- ☐ Step 3: Expand equation to SOP final result
  - Out = ABC + C'(A+B) = ABC + AC' + BC'




## **Approach 2: Truth Table**

☐ Step 1: Determine outputs for functions of input variables.




# **Approach 2: Truth Table**

☐ Step 2: Determine outputs for functions of intermediate variables.



## **Approach 2: Truth Table**

☐ Step 3: Determine outputs for function.



# **More Difficult Example**

## ☐ Step 3: Note labels on interior nodes




Fig. 4-2 Logic Diagram for Analysis Example

## More Difficult Example: Truth Table

- □ Remember to determine intermediate variables starting from the inputs.
- □ When all inputs determined for a gate, determine output.
- □ The truth table can be reduced using K-maps.

A	В	C	F <sub>2</sub>	<b>F</b> ' <sub>2</sub>	$T_1$	T <sub>2</sub>	<b>T</b> <sub>3</sub>	$F_1$
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

#### **Summary**

- Important to be able to convert circuits into truth table and equation form
  - WHY? ---- leads to minimized sum of product representation
- ° Two approaches illustrated
  - Approach 1: Create an equation with circuit output dependent on circuit inputs
  - Approach 2: Create a truth table which shows relationship between circuit inputs and circuit outputs
- ° Both results can then be minimized using K-maps.
- Next time: develop a minimized SOP representation from a high level description

Combinational Design Procedure

#### **Overview**

- ° Design digital circuit from specification
- ° Digital inputs and outputs known
  - Need to determine logic that can transform data
- Start in truth table form
- Create K-map for each output based on function of inputs
- ° Determine minimized sum-of-product representation
- Draw circuit diagram

# **Design Procedure (Mano)**

#### Design a circuit from a specification.

- Determine number of required inputs and outputs.
- 2. Derive truth table
- 3. Obtain simplified Boolean functions
- 4. Draw logic diagram and verify correctness

	Α	B	C	<sub>I</sub> K	5
	0	0	0	0	0
	0	0	1	0	1
S = A + B + C	0	1	0	0	1
R = ABC	0	1	1	0	1
	1	0	0	0	1
	1	0	1	0	1
	1	1	0	0	1
	1	1	1	1	1


- Boolean algebra can be used to simplify expressions, but not obvious:
  - how to proceed at each step, or
  - if solution reached is minimal.
- Have seen five ways to represent a function:
  - Boolean expression
  - truth table
  - logic circuit
  - minterms/maxterms
  - Karnaugh map

#### Combinational logic design


- Use multiple representations of logic functions
- ° Use graphical representation to assist in simplification of function.
- ° Use concept of "don't care" conditions.
- ° Example encoding BCD to seven segment display.
- ° Similar to approach used by designers in the field.

#### **BCD** to Seven Segment Display

- Used to display binary coded decimal (BCD) numbers using seven illuminated segments.
- BCD uses 0's and 1's to represent decimal digits 0 Need four bits to represent required 10 digits.
- Binary coded decimal (BCD) represents each decimal digit with four bits



° List the segments that should be illuminated for each digit.



- ° Derive the truth table for the circuit.
- ° Each output column in one circuit.

		Inp	uts			O	utpu	ts		
Dec	W	X	y	Z	a	b	C	d	e	•
0	0	0	0	0	1	1	1	1	1	•
1	0	0	0	1	0	1	1	0	0	•
2	0	0	1	0	1	1	0	1	1	•
•	•	•	•	•	•	•	•	•	•	•
7	0	1	1	1	1	1	1	0	0	•
8	1	0	0	0	1	1	1	1	1	•
9	1	0	0	1	1	1	1	1	0	•

## Find minimal sum-of-products representation for each output

For segment "a":

yz											
wx	00	01	11	10							
00	1	0	1	1							
01	0	1	1	1							
11											
10	1	1									

Note: Have only filled in ten squares, corresponding to the ten numerical digits we wish to represent.

#### Don't care conditions (BCD display) ...

- ° Fill in don't cares for undefined outputs.
  - Note that these combinations of inputs should never happen.
- ° Leads to a reduced implementation


For segment "a":

yz											
wx	00	01	11	10							
00	1	0	1	1							
01	0	1	1	1							
11	X	X	X	X							
10	1	1	X	X							

Put in "X" (don't care), and interpret as either 1 or 0 as desired ....

## Don't care conditions (BCD display) ...


- ° Circle biggest group of 1's and Don't Cares.
- ° Leads to a reduced implementation



$$F_{a1} = y$$


#### Don't care conditions (BCD display)

- ° Circle biggest group of 1's and Don't Cares.
- ° Leads to a reduced implementation



#### Don't care conditions (BCD display) ...


- ° Circle biggest group of 1's and Don't Cares.
- ° All 1's should be covered by at least one implicant



$$F_{a4} = xz$$


#### Don't care conditions (BCD display) ...

- Put all the terms together
- ° Generate the circuit



$$F = y + w + xz + xz$$

#### Example of seven segment display decoding.



Hint: Select a component and then push "?" from main menu bar to get info on what that component does and how it works.

- ° Derive the truth table for the circuit.
- ° Each output column in one circuit.

		Inp	uts			O	utpu	ts		
Dec	W	X	y	Z	a	b	C	d	e	•
0	0	0	0	0	1	1	1	1	1	•
1	0	0	0	1	0	1	1	0	0	•
2	0	0	1	0	1	1	0	1	1	•
•	•	•	•	•	•	•	•	•	•	•
7	0	1	1	1	1	1	1	0	0	•
8	1	0	0	0	1	1	1	1	1	•
9	1	0	0	1	1	1	1	1	0	•

## Find minimal sum-of-products representation for each output

For segment "b":

yz											
wx	00	01	11	10							
00	1	1	1	1							
01	1	0	1	0							
11											
10	1	1									

See if you complete this example.

#### **Summary**

- Need to formulate circuits from problem descriptions
  - 1. Determine number of inputs and outputs
  - 2. Determine truth table format
  - 3. Determine K-map
  - 4. Determine minimal SOP
- There may be multiple outputs per design
  - Solve each output separately
- Current approach doesn't have memory.
  - o This will be covered next week.

Multiplexers

## **Multiplexers**

- Select an input value with one or more select bits
- Use for transmitting data
- Allows for conditional transfer of data
- Sometimes called a mux






Fig. 4-24 2-to-1-Line Multiplexer




#### Quadruple 2-to-1-Line Multiplexer



### Multiplexer as combinational modules

- Connect input variables to select inputs of multiplexer (n-1 for n variables)
- Set data inputs to multiplexer equal to values of function for corresponding assignment of select variables


Using a variable at data inputs reduces size of the multiplexer



 $4 \times 1 \text{ MUX}$ 

Fig. 4-27 Implementing a Boolean Function with a Multiplexer

Α	В	С	D	F	
0	0	0	0	0	F = D
0	0	0	1	1	0
0	0	1	0	0	F = D
0	0	1	1	1	0
0	1	0	0	1	F = D
0	1	0	1	0	1 - 0
0	1	1	0	0	F = 0
0	1	1	1	0	1 – 0
1	0	0	0	0	F = 0
1	0	0	1	0	1 – 0
1	0	1	0	0	F = D
1	0	1	1	1	1 - 0
1	1	0	0	1	F = 1
1	1	0	1	1	
1	1	1	0	1	F = 1
1	1	1	1	1	' - '



### Typical multiplexer uses





Figure 9.21: Multiplexer example of use.

### Three-state gates

- A multiplexer can be constructed with three-state gates
- Output state: 0, 1, and high-impedance (open ckts)

If the select input (E) is 0, the three-state gate has no output




(a)

(b)

### Three-state gates

(a) 2-to-1- line mux

- A multiplexer can be constructed with three-state gates
- Output state: 0, 1, and high-impedance



(b) 4 - to - 1 line mux


**Encoders and Decoders** 

#### **Overview**

- ° Binary decoders
  - Converts an n-bit code to a single active output
  - Can be developed using AND/OR gates
  - Can be used to implement logic circuits.
- ° Binary encoders
  - Converts one of 2<sup>n</sup> inputs to an n-bit output
  - Useful for compressing data
  - Can be developed using AND/OR gates
- Both encoders and decoders are extensively used in digital systems

# **Binary Decoder**

- ° Black box with n input lines and 2<sup>n</sup> output lines
- ° Only one output is a 1 for any given input





### 2-to-4 Binary Decoder

Truth Table:

X	Y	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$
0	0	1 0 0 0	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

- From truth table, circuit for 2x4 decoder is:
- Note: Each output is a 2variable minterm (X'Y', X'Y, XY' or XY)







# 3-to-8 Binary Decoder

#### Truth Table:

X	y	Z	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$	$\mathbf{F_4}$	$\mathbf{F}_{5}$	$\mathbf{F_6}$	$\mathbf{F}_7$
0	0	0	1	0	0	0	0	0		
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1			0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0		1	0
1	1	1	0	0	0	0	0	0	0	1





- Any n-variable logic function can be implemented using a single n-to-2<sup>n</sup> decoder to generate the minterms
  - OR gate forms the sum.
  - The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate.
- Any combinational circuit with n inputs and m outputs can be implemented with an n-to-2<sup>n</sup> decoder with m OR gates.
- ° Suitable when a circuit has many outputs, and each output function is expressed with few minterms.


### Implementing Functions Using Decoders

## ° Example: Full adder

$$S(x, y, z) = \Sigma (1,2,4,7)$$


$$C(x, y, z) = \Sigma (3,5,6,7)$$

X	y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




#### Standard MSI Binary Decoders Example

# 74138 (3-to-8 decoder)



- (a) Logic circuit.
- (b) Package pin configuration.
- (c) Function table.



Inputs								Out	puts				
En	able	ble Select			<u> </u>								
Gl	$\overline{G2}$ *	C	В	A	10	¥1	3.5	1.3	1.1	<b>Y</b> 5	1.6	17	
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
H	L	L	L	Н	Н	L	H	H	H	H	H	H	
H	L	L	H	L	н	H	L	H	H	H	H	H	
H	L	L	H	H	H	H	H	L	H	H	H	H	
H	L	H	L	L	H	H	H	H	L	H	H	H	
H	L	Н	L	H	Н	H	H	H	H	L	H	H	
H	L	H	H	L	Н	H	H	H	H	H	L	H	
H	L	H	H	H	Н	H	H	H	H	H	H	L	
×	н	×	×	×	Н	H	H	H	H	H	H	H	
L	×	×	×	×	H	H	H	H	H	H	H	H	
				$\overline{G2}$	* = (	$\overline{G2A}$	+ G	$\overline{2B}$					
						(c)							


### **Building a Binary Decoder with NAND Gates**

- Start with a 2-bit decoder
  - Add an enable signal (E)

Note: use of NANDs

only one 0 active!

if 
$$E = 0$$



E	$\boldsymbol{A}$	B	$D_0$	$D_1$	$D_2$	$D_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(a) Logic diagram

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

#### Use two 3 to 8 decoders to make 4 to 16 decoder

- ° Enable can also be active high
- In this example, only one decoder can be active at a time.
- ° x, y, z effectively select output line for w





Fig. 4-20  $4 \times 16$  Decoder Constructed with Two  $3 \times 8$  Decoders

#### **Encoders**

° If the a decoder's output code has fewer bits than the input code, the device is usually called an encoder.


- ° The simplest encoder is a 2<sup>n</sup>-to-n binary encoder
  - One of 2<sup>n</sup> inputs = 1
  - Output is an n-bit binary number



# 8-to-3 Binary Encoder

At any one time, only one input line has a value of 1.

		Οι	Outputs							
$I_0$	I 1	I 2	I 3	I 4	I 5	I 6	I 7	<b>y</b> <sub>2</sub>	<b>y</b> <sub>1</sub>	$y_0$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1




### 8-to-3 Priority Encoder

- What if more than one input line has a value of 1?
- Ignore "lower priority" inputs.
- Idle indicates that no input is a 1.
- Note that polarity of Idle is opposite from Table 4-8 in Mano

Inputs										tput	ts	
$\overline{I_0}$	I 1	I 2	I 3	Ι 4	I 5	Ι 6	I 7		$\overline{y_2}$	<b>y</b> <sub>1</sub>	$y_0$	Idle
0	0	0	0	0	0	0	0		X	X	X	1
1	0	0	0	0	0	0	0		0	0	0	0
X	1	0	0	0	0	0	0		0	0	1	0
X	X	1	0	0	0	0	0		0	1	0	0
X	X	X	1	0	0	0	0		0	1	1	0
X	X	X	X	1	0	0	0		1	0	0	0
X	X	X	X	X	1	0	0		1	0	1	0
X	X	X	X	X	X	1	0		1	1	0	0
X	X	X	X	X	X	X	1		1	1	1	0


### **Priority Encoder (8 to 3 encoder)**

- Assign priorities to the inputs
- When more than one input are asserted, the output generates the code of the input with the highest priority



## **Encoder Application (Monitoring Unit)**

Encoder identifies the requester and encodes the value Controller accepts digital inputs.



### **Summary**

- Decoder allows for generation of a single binary output from an input binary code
  - For an n-input binary decoder there are 2<sup>n</sup> outputs
- Decoders are widely used in storage devices (e.g. memories)
  - We will discuss these in a few weeks
- ° Encoders all for data compression
- Priority encoders rank inputs and encode the highest priority input
- ° Next time: storage elements!