

Central Processing Unit (CPU)

Anestopoulos Konstantinos, Undergraduate Student
Giorgos Vasileiou, Undergraduate Student

Avlonitis Konstantinos-Odusseas, Undergraduate Student

Department of Electrical and Computer Engineering, University of the Peloponnese

Υλοποιηθικε μια απλη ΚΜΕ με έναν επιπλεον καταχορητη B (8-bits) που εκτελει τις εντολες του παρακατω πινακα.

Implement a simple CPU with an additional 8-bit B register that executes the instructions in the table below.

Instruction	Instruction Code (Hex)	Instruction Code (Bin)	Operation
ANDB	1C	00011100	$AC \leftarrow AC \wedge B$
ORB	1D	00011101	$AC \leftarrow AC \lor B$
XORB	1E	00011110	$AC \leftarrow AC \oplus B$

Για να υλοποιηθει η νεα ΚΜΕ,

Προκιμενου για να εκτελεστουν οι αριθμητικες ή λογικες εντολες του register B, επρεπε να γινουν αλλαγες σε καποια components.

1. Στην hardwire προστεθικαν 3 επιπλεον bits στο mOPs και στο instraction, ώστε να μπορουν να αντιστιχιθουν οι εντολες ANDB,ORB,ΧORB, όπως φενεται παρακατω.

To implement the new CPU, In order to execute the numerical and logical instructions in register B, several changes had to be made to several components.

1. Hardwire added 3 bits to mOPS and instructions so that ANDB, ORB, and XORB instructions could be inverted.


```
32
33
                                        □begin
                                            FETCH1 <= state(0);
                                            FETCH2 <= state(1);
                            35
                            36
37
                                                                                                            FETCH3 <= state(2)
                                                                    instruction(0)
                                           NOP1
                                                              <=
                             38
                                           LDAC1
                                                                     instruction(1)
                            39
40
                                           LDAC2
                                                             <= instruction(1)
                                                                                                            and state(4
                                           LDAC3
                                                             <= instruction(1)
                                                                                                            and
                                                                                                                      state(
                            41
42
43
44
                                                                     instruction(1)
                                           LDAC4
                                                             <=
                                                                                                            and
                                                                                                                      state(
                                            LDAC5
                                                             <=
                                                                    instruction(1)
                                                                                                             and state(
                                                             <= instruction(2)
                                            STAC1
                                                                                                             and state(
                                            STAC2
                                                                    instruction(2
                                                                                                            and state(4
                                                             <=
                            45
                                            STAC3
                                                             <= instruction(2)
                                                                                                            and
                                                                                                                      state(
                            46
47
                                            STAC4
                                                             <=
                                                                    instruction(2
                                                                                                             and state(
                                            STAC 5
                                                             <= instruction(2)
                                                                                                            and state(
                            48
                                                                    instruction(3)
                                            MVAC1
                                                             <=
                                                                                                            and
                                                                                                                      state(
                            49
50
51
                                            MOVR1
                                                                    instruction(4)
                                                                                                            and state(
                                                            <= instruction(5)
<= instruction(5)
                                            JUMP1
                                                                                                             and state(
                                            JUMP2
                                                                                                            and state(
                            52
53
54
55
56
57
58
59
                                            JUMP3
                                                             <=
                                                                     instruction(5)
                                                                                                            and state(
                                            JMPZY1 <=
                                                                    instruction(6)
                                                                                                             and state(
                                            1MP7Y2
                                                            <=
                                                                    instruction(6)
                                                                                                            and state(4
                                                                                                                                            and z;
                                            JMPZY3 <=
                                                                     instruction(6)
                                                                                                            and state(5)
                                                                                                                                            and z
                                                                                                                                            and (not z);
and z;
                                                                     instruction(6)
                                            JMPZN1 <=
                                                                                                            and state(
                                            JMPZN2 <=
                                                                     instruction(6)
                                                                                                             and state(4
                                                                                                            and state(3)
and state(4)
                                            JPNZY1 <=
                                                                     instruction(
                                            JPNZY2
                                                            <=
                                                                     instruction(
                                                                    instruction(7)
instruction(7)
                                                                                                            and state(5)
and state(3)
and state(4)
                            60
                                            JPNZY3 <=
                                                                                                                                            and z;
                            61
62
                                            1PN7N1 <=
                                            JPNZN2 <=
                                                                     instruction(
                                                                                                                                            and z:
                            63
                                            ADD1
                                                                     instruction(8)
                                                                                                            and state(3
                            64
65
                                            SUB1
                                                              <= instruction(9)
                                                                                                            and state(3
                                                            <= instruction(10)
<= instruction(11)
<= instruction(12)
                                           INAC1
                                                                                                            and state(
                            66
                                            CLAC1
                                                                                                            and state(
                            67
                                            AND1
                                                                                                            and state(
                            68
69
                                            OR1
                                                             <= instruction(13)
                                                                                                            and state(
                                            XOR1
                                                             <= instruction(14)
<= instruction(15)
                                                                                                            and state(
                            70
71
72
73
                                            NOT1
                                                              <=
                                                                    instruction(1
                                                                                                            and
                                                                                                                      state(3
                                                             <= instruction(16) and state(3);
<= instruction(17) and state(3);
<= instruction(18) and state(3);</pre>
                                                                                                                                                    -- New AND Command for B
-- New OR Command for B
                                            ANDB1
                                            ORB1
                                            XORB1
                                                                                                                                                    -- New XOR Command for B
                         <= NOP1 OR LDAC5 OR STAC5 OR MVAC1 OR MOVR1 OR JUMP3 OR JMPZY3 OR JMPZN2 OR JPNZY3 
arload <= LDAC5 OR MOVR1 OR ADD1 OR SUB1 OR INAC1 OR CLAC1 OR AND1 OR OR1 OR XOR1 OR NOT1;
          counter: time_counter port map(clock => clock, reset => reset, clr => clr, dout => state_dec_in);
```

Hardwire


2. Use a 5/19 decoder instead of 4/16 to capture new commands.

Simulation


• If ir = 11100



If ir = 11101



• If ir = 11110



RTL Diagram

