



Τμήμα Ηλεκτρολόγων Μηχανικών
& Μηχανικών Υπολογιστών

**ΠΑΝΕΠΙΣΤΗΜΙΟ
ΠΕΛΟΠΟΝΝΗΣΟΥ**

Central Processing Unit (CPU)

Anestopoulos Konstantinos, Undergraduate Student

Giorgos Vasileiou, Undergraduate Student

Avlonitis Konstantinos-Odusseas, Undergraduate Student

Department of Electrical and Computer Engineering, University of the Peloponnese

Υλοποιήθηκε μια απλή ΚΜΕ με έναν επιπλέον καταχωρητή B (8-bits) που εκτελεί τις εντολές του παρακάτω πίνακα.

Implement a simple CPU with an additional 8-bit B register that executes the instructions in the table below.

Instruction	Instruction Code (Hex)	Instruction Code (Bin)	Operation
ANDB	1C	00011100	$AC \leftarrow AC \wedge B$
ORB	1D	00011101	$AC \leftarrow AC \vee B$
XORB	1E	00011110	$AC \leftarrow AC \oplus B$

Για να υλοποιηθεί η νέα ΚΜΕ,

Προκείμενου για να εκτελεστούν οι αριθμητικές ή λογικές εντολές του register B, επρέπε να γίνουν αλλαγές σε κάποια components.

1. Στην hardwire προστεθηκαν 3 επιπλεον bits στο mOPs και στο instraction, ώστε να μπορούν να αντιστοιχισουν οι εντολες ANDB,ORB,XORB, όπως φενεται παρακατω.

To implement the new CPU,

In order to execute the numerical and logical instructions in register B, several changes had to be made to several components.

1. Hardwire added 3 bits to mOPS and instructions so that ANDB, ORB, and XORB instructions could be inverted.

```
entity modified_cpu is
  port(ir : in std_logic_vector(4 downto 0);      -- increased length from 4 to 5
        clock, reset, z : in std_logic ;
        mOPs : out std_logic_vector(29 downto 0)); -- Increased length from 27 to 30
end modified_cpu;

--
14 architecture arc of ask4 is
15
16   signal FETCH1, FETCH2, FETCH3, NOP1 : std_logic;
17   signal LDAC1, LDAC2, LDAC3, LDAC4, LDAC5 : std_logic;
18   signal STAC1, STAC2, STAC3, STAC4, STAC5 : std_logic;
19   signal MVAC1, MOVR1, JUMP1, JUMP2, JUMP3 : std_logic;
20   signal JMPZY1, JMPZY2, JMPZY3, JMPZN1, JMPZN2 : std_logic;
21   signal JPNZY1, JPNZY2, JPNZY3, JPNZN1, JPNZN2 : std_logic;
22   signal ADD1, SUB1, INAC1, CLAC1, AND1, OR1 : std_logic;
23   signal XOR1, NOT1, ANDB1, ORB1, XORB1 : std_logic;
24
25   signal state : std_logic_vector(7 downto 0);
26   signal instruction : std_logic_vector(18 downto 0); -- Increased length from 16 to 19
27   signal arload : std_logic;
28   signal state_dec_in : std_logic_vector(2 downto 0);
29
30   signal c1r : std_logic;
31
```

```

31 L
32 begin
33
34 FETCH1 <= state(0);
35 FETCH2 <= state(1);
36 FETCH3 <= state(2);
37 NOP1 <= instruction(0) and state(3);
38 LDAC1 <= instruction(1) and state(3);
39 LDAC2 <= instruction(1) and state(4);
40 LDAC3 <= instruction(1) and state(5);
41 LDAC4 <= instruction(1) and state(6);
42 LDAC5 <= instruction(1) and state(7);
43 STAC1 <= instruction(2) and state(3);
44 STAC2 <= instruction(2) and state(4);
45 STAC3 <= instruction(2) and state(5);
46 STAC4 <= instruction(2) and state(6);
47 STAC5 <= instruction(2) and state(7);
48 MVAC1 <= instruction(3) and state(3);
49 MOVR1 <= instruction(4) and state(3);
50 JUMP1 <= instruction(5) and state(3);
51 JUMP2 <= instruction(5) and state(4);
52 JUMP3 <= instruction(5) and state(5);
53 JMPZY1 <= instruction(6) and state(3) and z;
54 JMPZY2 <= instruction(6) and state(4) and z;
55 JMPZY3 <= instruction(6) and state(5) and z;
56 JMPZN1 <= instruction(6) and state(3) and (not z);
57 JMPZN2 <= instruction(6) and state(4) and (not z);
58 JPNZY1 <= instruction(7) and state(3) and (not z);
59 JPNZY2 <= instruction(7) and state(4) and (not z);
60 JPNZY3 <= instruction(7) and state(5) and (not z);
61 JPNZN1 <= instruction(7) and state(3) and z;
62 JPNZN2 <= instruction(7) and state(4) and z;
63 ADD1 <= instruction(8) and state(3);
64 SUB1 <= instruction(9) and state(3);
65 INAC1 <= instruction(10) and state(3);
66 CLAC1 <= instruction(11) and state(3);
67 AND1 <= instruction(12) and state(3);
68 OR1 <= instruction(13) and state(3);
69 XOR1 <= instruction(14) and state(3);
70 NOT1 <= instruction(15) and state(3);
71 ANDB1 <= instruction(16) and state(3); -- New AND Command for B
72 ORB1 <= instruction(17) and state(3); -- New OR Command for B
73 XORB1 <= instruction(18) and state(3); -- New XOR Command for B
74

```

```

75 clr <= NOP1 OR LDAC5 OR STAC5 OR MVAC1 OR MOVR1 OR JUMP3 OR JMPZY3 OR JMPZN2 OR JPNZY3
76 OR JPNZN2 OR ADD1 OR SUB1 OR INAC1 OR CLAC1 OR AND1 OR OR1 OR XOR1 OR NOT1;
77
78 arload <= LDAC5 OR MOVR1 OR ADD1 OR SUB1 OR INAC1 OR CLAC1 OR AND1 OR OR1 OR XOR1 OR NOT1;
79
80 mops(29) <= FETCH1 OR FETCH3 OR LDAC3 OR STAC3;
81 mops(28) <= LDAC1 OR STAC1 OR JMPZY1 OR JPNZY1;
82 mops(27) <= JUMP3 OR JMPZY3 OR JPNZY3;
83 mops(26) <= FETCH2 OR LDAC1 OR LDAC2 OR STAC1 OR STAC2 OR JMPZN1 OR JMPZN2 OR JPNZN1 OR JPNZN2;
84 mops(25) <= FETCH2 OR LDAC1 OR LDAC2 OR LDAC4 OR STAC1 OR STAC2 OR STAC4 OR JUMP1 OR JUMP2 OR JMPZY1 OR JMPZY2;
85 mops(24) <= LDAC2 OR STAC2 OR JUMP2 OR JMPZY2 OR JPNZY2;
86 mops(23) <= FETCH3;
87 mops(22) <= MVAC1;
88 mops(21) <= arload;
89 mops(20) <= arload;
90 mops(19) <= FETCH2 OR LDAC1 OR LDAC2 OR LDAC4 OR STAC1 OR STAC2 OR JUMP1 OR JUMP2 OR JMPZY1 OR JMPZY2 OR JPNZY1;
91 mops(18) <= STAC5;
92 mops(17) <= FETCH2 OR LDAC1 OR LDAC2 OR LDAC4 OR STAC1 OR STAC2 OR JUMP1 OR JUMP2 OR JMPZY1 OR JMPZY2 OR JPNZY1;
93 mops(16) <= STAC5;
94 mops(15) <= FETCH1 OR FETCH3;
95 mops(14) <= LDAC2 OR LDAC3 OR LDAC5 OR STAC2 OR STAC3 OR STAC5 OR JUMP2 OR JUMP3 OR JMPZY2 OR JMPZY3 OR JPNZY2;
96 mops(13) <= LDAC3 OR STAC3 OR JUMP3 OR JMPZY3 OR JPNZY3;
97 mops(12) <= MOVR1 OR ADD1 OR SUB1 OR AND1 OR OR1 OR XOR1;
98 mops(11) <= STAC4 OR MVAC1;
99 mops(10) <= AND1;
100 mops(9) <= OR1;
101 mops(8) <= XOR1;
102 mops(7) <= NOT1;
103 mops(6) <= INAC1;
104 mops(5) <= CLAC1;
105 mops(4) <= ADD1;
106 mops(3) <= SUB1;
107 mops(2) <= ANDB1; -- New AND Command for B
108 mops(1) <= ORB1; -- New OR Command for B
109 mops(0) <= XORB1; -- New XOR Command for B
110
111 irdecoder: dec4to16 port map(dec_in => ir,
112 dout => instruction);
113
114 counter: time_counter port map(clock => clock,
115 reset => reset,
116 clr => clr,
117 dout => state_dec_in);
118
119 statedec: dec3to8 port map(dec_in => state_dec_in,
120 dout => state);
121
122 end arc;
123

```

Hardwire

Χρησιμοποιηθηκε Decoder 5 σε 19 αντι του 4 σε 16, για την καληψη των νεων εντολων.

2. Use a 5/19 decoder instead of 4/16 to capture new commands.


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity dec5to19 is
6  port(   dec_in : in std_logic_vector(4 downto 0);
7         reset  : in std_logic;
8         dout   : out std_logic_vector(18 downto 0));
9  end dec5to19;
10
11 architecture arc of dec5to19 is
12
13 begin
14
15     dout <= "0000000000000000001" when dec_in = "00000" else
16             "0000000000000000010" when dec_in = "00001" else
17             "0000000000000000100" when dec_in = "00010" else
18             "0000000000000001000" when dec_in = "00011" else
19             "000000000000010000" when dec_in = "00100" else
20             "000000000000100000" when dec_in = "00101" else
21             "000000000001000000" when dec_in = "00110" else
22             "000000000010000000" when dec_in = "00111" else
23             "000000000100000000" when dec_in = "01000" else
24             "000000001000000000" when dec_in = "01001" else
25             "000000001000000000" when dec_in = "01010" else
26             "000000010000000000" when dec_in = "01011" else
27             "000000100000000000" when dec_in = "01100" else
28             "000001000000000000" when dec_in = "01101" else
29             "000010000000000000" when dec_in = "01110" else
30             "000100000000000000" when dec_in = "01111" else
31             "001000000000000000" when dec_in = "10000" else -- New command for ANDB */
32             "010000000000000000" when dec_in = "10001" else -- New command for ORB */
33             "100000000000000000" when dec_in = "10010" else -- New command for XORB */
34             "ZZZZZZZZZZZZZZZZZZ"; -- Invalid state handle */
35
36 end arc;


```

Simulation


- If ir = 11100



- If ir = 11101



- If ir = 11110



RTL Diagram

