ECE 385
Fall 2019
Experiment #8

SOC with USB and VGA Interface in SystemVerilog

Pouya Akbarzadeh and Patrick Stach Section: ABC

Lab TA: Vikram Anjur, Yuhong Li

Index

8.1 Introduction

8.2 Written Description of Lab 8 System

- **8.2.1 NIOS Interaction**
- 8.2.2 USB Protocol
- 8.2.3 Block Diagram
- **8.2.4 Module Description**

8.3 Questions

- 8.3.1 Hidden Questions
- 8.3.2 Post Lab Questions

8.4 Conclusion

8.1 Introduction

The purpose of this lab was to experiment with C code VHDL to work with a monitor and a keyboard. The experiment allowed us to create a very simple game in which we controlled a ball where it bounced off the walls and where it could not have travelled diagonally. We used the W, A, S, and D key to travel up, left, down, and right. After each key press, the corresponding ASCII value was also displayed to the FPGA board.

The monitor was able to display content through a VGA connection, and the keyboard used USB interface to send data to the FPGA board. Universal Serial Bus (USB) is an industry standard that sets out requirements for cables and connectors and protocols for connection, communication and power supply between computers, peripherals and other devices. The NIOS II chip can handle the keycode sent from keyboard, and the DE2 board has a USB controller which can handle data transmission. Video Graphics Array, also known as VGA, also considered my favorite I/Os has 15 pins. These 15 pins are used to send analog component RGBHV video signals. RGBHV stands for red, green, blue, horizontal sunc, and vertical sync.

8.2 Written Description of Lab 8 System

8.2.1 NIOS Interaction

We have similar functionality of the NIOS interaction as Lab 7 because some modules were re-used, specifically clk_0, nios2_gen2_0, onchip_memory2_0, sdram, and sdram_pll. These modules are the backbone to the operation of the system. Clk_0 outputs a clock signal that connects to all components that are synchronous on the same clock. The nios2_gen2_0 is our processor which will perform operations and read instructions. For memory storage, we have onchip_memory2_0 which although is faster than the SDRAM, there is much less of it in terms of storage space. The sdram_pll generates the clock that goes into the SDRAM, 3ns behind the system clock in order to give output enough time to stabilize.

One of the new modules we introduce is the jtag_uart modules, which allows you to use a terminal on your computer to communicate with the NIOS II. The other modules we had were specific to the way the Cypress EZ-OTG (CY7C67200) chip

handles the protocol. These were specifically hpi_address (chooses which HPI register to write to), hpi_cs (chip select), hpi_r (read), hpi_w (write), and otg_hpi_data (our data).

8.2.2 USB Protocol

The Nios II handles the USB protocol with its software, and the keycode that is extracted is outputted to other hardware that checks for keypresses (ie. ball.sv). We had to write out functions such as IO_write and IO_read based on the datasheet showed the timing diagram and the order of the operations. For example:

IO write:

- 1) Write address in hpi_address location
- 2) Set cs to 0 (active low)
- 3) Set w to 0 (active low)
- 4) Write data in hpi_data location
- 5) Set w to 1
- 6) Set cs to w

And for


IO read:

- 1) Write address in hpi address location
- 2) Set cs to 0 (active low)
- 3) Set w to 0 (active low)
- 4) Store hpi data in temp variable
- 5) Set w to 1
- 6) Set cs to 1
- 7) Return temp.


The order of the signals is very important in order to match up with the protocol, and incorrect order/ programming can lead to failure of reads or writes


8.2.3 Block Diagram

Top Level





Nios II Expanded






		1
labs_soc_mm_interconnect_o.mm_interconnect_o		
B		(lag cart 0 avalon flag slave address(0.0)
		bag cart D avaion bag slave abbrecipos)
	9	flag cart D avalon flag slave road
	- 5	flag uset 0 avalors flag slave writedata(31.0)
	-	fog sart D avidon flag slave write
	1	(swcode s1 address[1.0]
	-	keycode x1 chexwlect
	90	keycode x1 writedata(11.0)
	- 50	keycode x1 write
		niox2 gen2 0 data master readdata(11.0)
	38	niox2 gen 2, 0 data master wellnequest
		nipx2 sen2 0 debus mem slave address(8.0)
	- 10	niox7 sen2 0 debus mem slave bytemable(3,0)
		nicx7 gen2 0 debug mem slave debugaccess
	<u> </u>	nicx2 gen2 0 debug mem slave read
cik 0 cik cik		nioxZ aenZ O debus mem slave writedata(31.0)
(11.0) gay usef 0 avaion (bay slave readdata)		niox2 gen2 0 debug mem slave write
flag last D wolon flag slave waterquest	91	niox2 sen2 0 instruction master readdate(31.0)
pag uant 0 reset nexet bridge in reset reset	1 10	niox7 gen2 0 inxination master wetrequest
keycode x1 readdab(31.0)	i 36	onchip memoryZ 0 x1 addness[1.0]
nipx2 gen2 0 data master address(28.0)	100	onchip memory2 0 x1 byteenable(3.0)
mics2 sen2 0 data master bytemable(3.0)	4 60	orichip memory2 0 x1 chipselect
mick2 gen2 0 data maybe debagaccess		anchip memory2_0_x1_clken
niox2 gen2 O data maxter read		onchip memory2 0 x1 writedata(31.0)
mox2 evr.2 0 data master writedata(11.0)		onchip memory2 0 x1 wife
nips/2 gen/2 0 data maybe write		ote hoi address s1 address(1.0)
mox2 gen2 0 debug mem slave readdebs(31.0)		ofg.hpt_address_x1_chipsalact
mioxZ gen Z D debug mem slave watequast		gte hot address x1 wriedels(31.0)
niox7 ear 2 0 instruction master address[28.0]		ofg hor address x1 wife
niox2 gen2 0 inxinaction masker read		ote hoi cx x1 address(1.0)
nios2 gen2 O nevet nevet bridge in nevet nevet		ofg hpt cx x1 chipselect
prichip memory2 0 x1 restdate(11.0)		gie hoi cx x1 wriedete(31.0)
oig hpr address x1 readdats(11.0)		obg hpr cx x1 write
oty hpr.cs, x1 needdwb(31.0)	100	otg hpt data x1 address(1.0)
ote hos data s1 readdets(31.0)	- 1	otg hpt data x1 chipselect
otg hpi r x1 neddeb(11.0)		oty hor data x1 writedata(31.0)
oig hpi reset x1 resddebj(31.0)	1 1	olg hpt data x1 write
(C.FI)stableson Fx w icid sto		gite hor r x1 address(1,0)
xdram pll c0 clk		otg.hpi.r.x1 chipselect
adnern pill pil vlave readdets(31.0)		otg hpr r x1 writedeb(31.0)
adnern never never bridge in never never		otg.hpi.r.x1, write
sdram all peaddate(31.0)		ote hot reset x1 address(1.0)
adnem_s1_needdebevelid		olg_hpi_reset_s1_chipselect
sdram x1 watosquaxt	- 10	ote hor reset x1 writedate(31.0)
avoid cave O control stave restricted/11.01	1 2	olg hpi reset x1 write
	1	otg hpi w x1_addnexx(1.0)
	- 50	ofg.hpi_w_x1_chipselect
	100	ote hoi w s1 wriedwis/31,0)
	- 24	ofg_hpt_w_x1_write
	1	adrem ptl ptl alaws address(1.0)
	-	schem pil pil slave reed
	- 4	schem pli, pli, slave writedata(31.0)
		xdram_pll_pll_xlave_write
	- 1	adnam x1 addness(24.0)
		xdram x1 bytemable(3.0)
	1 2	sdram_s1_chipselect
		Adrem x1 med
	2	adrem x1 writedate(31.0)
		adnett_x1_write
	-	ayad days 0 control slave address[0.0]
		8







8.2.4 Module Description

Module: VGA Controller

```
module VGA_controller (input Clk,  // 50 MHz clock
Reset,  // Active-high reset signal
output Logic VGA_HS,  // Horizontal sync pulse. Active low
VGA_VS,  // Vertical sync pulse. Active low
input VGA_CLK,  // 25 MHz VGA clock input
output Logic VGA_BLANK_N,  // 8 Banking interval indicator. Active low.
VGA_SYNC_N,  // Composite Sync signal. Active low. We don't use it in this lab,

// but the video DAC on the DE2 board requires an input for it.

output Logic [9:0] DrawX,  // horizontal coordinate
);

DrawY  // vertical coordinate
```

Description: This module handles the synchronization of signals(VS = vertical sync, HS = horizontal sync) of the VGA signal we are outputting in addition to "drawing" pixels **Purpose:** Used to display the ball bouncing on the screen, as an output from the FPGA

Module: Ball

```
module ball ( input Clk, // 50 MHz clock

Reset, // Active-high reset signal
frame_clk, // The clock indicating a new frame (~60Hz)
input [9:0] DrawX, DrawY, // Current pixel coordinates
input logic [7:0] keycode,
output Logic is_ball // Whether current pixel belongs to ball or background
);
```

Description: Updates the position and motion of the ball only at the rising edge of frame clock. If no keys are pressed it keeps the motion unchanged.

Purpose: Calculate the positions and reacts to keypresses which are from the user via the keyboard. Defines ball operation

Module: Color Mapper

Description: Decides which color to be output to VGA for each pixel. Whether the pixel belongs to ball or background, and uses RGB color selection.

Purpose: Is used to draw the ball, background, and implement RGB colors on screen.

Module: Hex Driver

```
module HexDriver (input [3:0] In0,
output Logic [6:0] Out0);
```

Description: The HexDriver was provided to us during Experiment 4 and was simply recycled for this experiment. The HexDriver translates a binary input representing a number into the specific segments of a 7-segment display that would need to be able to display that number in hex.

Purpose: This is used to display inputs on the FPGA board in run-time.

Module: hpi_io_intf

Description: Makes OTG_DATA is high Z (tristated) when NIOS is not writing to OTG_DATA inout bus. Also handles buffers.

Purpose: Processes and handles the OTG data

Module: lab8

```
module lab8( input
                                      CLOCK 50,
                              [3:0]
               input
                                     KEY,
               output Logic [6:0] HEXO, HEX1,
              output Logic [7:0] VGA_R,
                                      VGA_G,
                                      VGA_B,
               output Logic
                                      VGA_CLK,
                                      VGA_SYNC_N,
                                      VGA_BLANK_N,
                                      VGA_VS,
                                      VGA_HS,
               inout wire [15:0] OTG_DATA,
               output Logic [1:0] OTG_ADDR,
              output Logic
                                      OTG_CS_N,
                                      OTG RD N.
                                      OTG_WR_N,
                                      OTG_RST_N,
                                                      //CY7C67200 Reset
                                      OTG_INT,
               input
              output Logic [12:0] DRAM_ADDR,
inout wire [31:0] DRAM_DQ,
output Logic [1:0] DRAM_BA,
output Logic [3:0] DRAM_DQM,
                                      DRAM RAS N,
              output Logic
                                      DRAM_CAS_N,
                                      DRAM_CKE,
                                      DRAM_WE_N,
                                      DRAM_CS_N,
                                      DRAM_CLK
                       );
```


Description: This is the top level, all inputs and outputs go through it, and this module helps them communicate with one another.

Purpose: Connects the NIOS to all the blocks and drivers.

Platform Designer Modules




This module is the clock module- it is simply the 50Mhz generated by the FPGA. The clk from here goes to all the other clocks inputs




This is the actual processor- in our case we have the Nios II/e, the economy version of the Nios II/f. This is the module responsible for processing all the instructions. The NIOS II is a 32-bit modified Harvard RISC architecture.



This module is our on-chip memory, which is often smaller than SRAM in size but is faster and is actually on the chip. The data width is 32 bits and the total memory size is 16 bytes




This module is our SDRAM that we are interfacing with. We use SDRAM to store the software program because the on-chip memory is limited. We have to use an SDRAM controller to interface with the bus since we have row/column addressing and constantly needs to refresh in order to retain data.




This module generates the clock that goes into the SDRAM. The PLL allows us to account for delays, specifically 3ns in order to have the SDRAM wait for the outputs to stabilize.







This module is a simple PIO block, which outputs the keycode from the IO_READ (keyboard), 8 bits wide




This module is a simple PIO block, which outputs the 2 bit value corresponding to the specific HPI register




This module is a simple PIO block, which is inout because data is both read from and written to here. This block is 32 bits wide.



This module is a simple PIO block, which is a 1bit output corresponding to a "read" enable signal



This module is a simple PIO block, which is a 1bit output corresponding to a "write" enable signal



This module is a simple PIO block, which is a 1bit output corresponding to a "chip enable" signal



This module is a simple PIO block, which is a 1bit output corresponding to a "reset" signal

8.3 Questions

8.3.1 Hidden Questions

1. What are the advantages and/or disadvantages of using a USB interface over PS/2 interface to connect to the keyboard? List any two.

If you want to use PS/2 mouse or keyboard, you need to shutdown the system, plug it in then reboot it. While for USB you can just plug it into the system and after a

second or so you can use it. However, PS/2 has faster response than USB. This is due to the fact that PS/2 directly connects to the MOBO while USB connects to the BUS which is then makes contact with the MOBO. Thus USB is "further" from the processor. You can send files over USB but not over PS/2 because PS/2 is always an HID which is good and bad. In some sense PS/2 is more secure because you can not be sure that cheap USB mouse off Amazon isn't transmitting files.

2. Notice that Ball_Y_Pos is updated using Ball_Y_Motion. Will the new value of Ball_Y_Motion be used when Ball_Y_Pos is updated, or the old? What is the difference between writing "Ball_Y_Pos_in = Ball_Y_Pos + Ball_Y_Motion;" and "Ball_Y_Pos_in = Ball_Y_Pos + Ball_Y_Motion_in;"? How will this impact behavior of the ball during a bounce, and how might that interact with a response to a keypress?

When signals are being assigned on the same clock edge, we used parallel assignments which causes the old value to be utilized rather than the new one. This means that when the ball is "bouncing" it is actually would continue moving into the "wall". This happens for only 1 frame.

If the key press didn't take into account the edge case, the ball would move in the wrong direction. Again this would happen in 1 frame. The fix to all these issues was accounting for them with conditional (if, elseif, and else statements).

8.3.2 Post Lab Questions

1.

LUT	2689
DSP	0
BRAM	55,296
Flip-Flop	2234

Frequency	130.28 MHz
Static Power	101.15mW
Dynamic Power	0.74mW
Total Power	174.84mW

- 2. In the file io_handler.h, why is it that the otg_hpi_data is defined as an integer pointer while the otg_hpi_r is defined as a char pointer?
 Recall that an integer is 32 bits while a char is 8 characters. We need the integer pointer because our data is 32 bits wide. Meanwhile, we only need a char pointer to point to the HPI registers because we only have 4 registers and the system cannot allocate less than a byte.
- 3. What is the difference between VGA_CLK and Clk? VGA_Clk runs at 25Mhz where as Clk runs at 50 Mhz. The VGA_Clk is used to update the monitor frames while the Clk is used for the FPGA.

8.4 Conclusion

In conclusion, there were no issues during the demo. The ball was able to move in all 4 directions, but not diagonally. The key presses showed up correctly on the FPGA board on the hex display. While this lab at first seemed very intimidating and difficult, the parts started falling altogether as we understood the different aspects and worked on it. The most confusing part and the biggest issue we had was the fact that 1 keyboard did not work with our board, and caused a lot of confusion and added about 40 mins to our debugging time. However, it was an easy fix. Over all this lab was a great introduction for implementing I/O and how we can implement it in future labs and projects.