

C-3PU

Microprocessor

Ognjen
Glamočanin
EE 15/2013

Assembler instructions

1. Memory instructions:

STORE	LOAD	MOVE
STR var, R _x	LDR R _x , var	MOV R _x , R _y
STR R _x , [R _y + const]	LDR R _x , #const	
STR R _x , [R _y += const]	LDR R _x , [R _y + const]	
STR R _x , [R _y], #const	LDR R _x , [R _y += const]	
STR R _x , [R _y + R _z]	LDR R _x , [R _y], #const	
STR R _x , [R _y += R _z]	LDR R _x , [R _y + R _z]	
STR R _x , [R _y], R _z	LDR R _x , [R _y += R _z]	
	LDR R _x , [R _y], R _z	

INSTRUCTION	DESCRIPTION
MOV R _x , R _y	Move the content from R _y to R _x
STR var, R _x	Store the content from R _x in variable var
STR R _x , [R _y + const]	Store the content from R _x to the address from R _y added with const
STR R _x , [R _y += const]	Store the content from R _x to the address from R _y added with const, R _y is incremented by const
STR R _x , [R _y], #const	Store the content from R _x to the address from R _y , R _y is incremented by const
STR R _x , [R _y + R _z]	Store the content from R _x to the address from R _y added with R _z
STR R _x , [R _y += R _z]	Store the content from R _x to the address from R _y added with R _z , R _y is incremented by R _z
STR R _x , [R _y], R _z	Store the content from R _x to the address from R _y , R _y is incremented by R _z
LDR R _x , var	Load the content from var to R _x
LDR R _x , #const	Load the constant into R _x
LDR R _x , [R _y + const]	Load the content to R _x from the address from R _y added with const
LDR R _x , [R _y += const]	Load the content to R _x from the address from R _y added with const, R _y is incremented by const
LDR R _x , [R _y], #const	Load the content to R _x from the address from R _y , R _y is incremented by const
LDR R _x , [R _y + R _z]	Load the content to R _x from the address from R _y added with R _z
LDR R _x , [R _y += R _z]	Load the content to R _x from the address from R _y added with R _z , R _y is incremented by R _z
LDR R _x , [R _y], R _z	Load the content to R _x from the address from R _y , R _y is incremented by R _z

2. Data processing instructions:

ARITMETRICAL	LOGICAL
ADD R _x , R _y , R _z	AND R _x , R _y , R _z
ADD R _x , R _y , #const	AND R _x , R _y , #const
SUB R _x , R _y , R _z	OR R _x , R _y , R _z
SUB R _x , R _y , #const	OR R _x , R _y , #const
CLR R _x	XOR R _x , R _y , R _z
	XOR R _x , R _y , #const
	NOT R _x
	SHR R _x
	SHL R _x

INSTRUCTION	DESCRIPTION
ADD R _x , R _y , R _z	Store into R _x the result of the sum of the contents of R _y and R _z
ADD R _x , R _y , #const	Store into R _x the result of the sum of the content of R _y and const
SUB R _x , R _y , R _z	Store into R _x the result of the subtraction of the contents of R _y and R _z
SUB R _x , R _y , #const	Store into R _x the result of the subtraction of the content of R _y and const
CLR R _x	Store 0x00000000 into R _x
AND R _x , R _y , R _z	Store into R _x the result of the logical operation AND of the contents of R _y and R _z
AND R _x , R _y , #const	Store into R _x the result of the logical operation AND of the content of R _y and const
OR R _x , R _y , R _z	Store into R _x the result of the logical operation OR of the contents of R _y and R _z
OR R _x , R _y , #const	Store into R _x the result of the logical operation OR of the content of R _y and const
XOR R _x , R _y , R _z	Store into R _x the result of the logical operation XOR of the contents of R _y and R _z
XOR R _x , R _y , #const	Store into R _x the result of the logical operation XOR of the content of R _y and const
NOT R _x	Store into R _x the result of the logical operation NOT of the content of R _x
SHR R _x	Store into R _x the result of the logical operation SHIFT RIGHT of the content of R _x
SHL R _x	Store into R _x the result of the logical operation SHIFT LEFT of the content of R _x

3. Branch instructions:

JUMP
JMP label
JZ label
JC label

INSTRUCTION	DESCRIPTION
JMP label	Jump to label
JZ label	Jump to label if the result of the previous instruction is zero
JC label	Jump to label if the result of the previous instruction had generated a carry bit


4. Special instructions:

SPECIAL
NOP
END

INSTRUCTION	DESCRIPTION
NOP	No operation
END	End of program


Instruction formats

1. Memory instructions:




2. Data processing instructions:


- two operands:




- one operand:



3. Branch instructions:



4. Special instructions:



ISA

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y + const]		R _x = mem[R _y + const]	00000
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1		XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 + exp		R _{IN} , cexp=0, ALU=ADD, MA1=0, MA2=01, MR=0
T3	RF[26-23] ^{Rx} <- DM[R]		MRF3=00, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y += const]		R _x = mem[R _y + const], R _y = R _y + const	00001
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1		XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 + exp RF[22-19] ^{Ry} <- XREG0 + exp		R _{IN} , cexp=0, ALU=ADD, MA1=0, MA2=01, MR=0 MRF3=01, RFW3=1, MRF2=1
T3	RF[26-23] ^{Rx} <- DM[R]		MRF3=00, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y], #const		R _x = mem[R _y], R _y = R _y + const	00010
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1		XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 RF[22-19] ^{Ry} <- XREG0 + exp		R _{IN} , MR1=1 cexp=0, ALU=ADD, MA1=0, MA2=01, MRF3=01, RFW3=1, MRF2=1
T3	RF[26-23] ^{Rx} <- DM[R]		MRF3=00, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y + R _z]		R _x = mem[R _y + R _z]	00011
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1		XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 + XREG1		R _{IN} , ALU=ADD, MA1=0, MA2=00, MR=0
T3	RF[26-23] ^{Rx} <- DM[R]		MRF3=00, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y += R _z]		R _x = mem[R _y + R _z], R _y = R _y + R _z	00100
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1	XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 + XREG1 RF[22-19] ^{Ry} <- XREG0 + XREG1	R _{IN} , ALU=ADD, MA1=0, MA2=00, MR=0 MRF3=01, RFW3=1, MRF2=1	
T3	RF[26-23] ^{Rx} <- DM[R]	MRF3=00, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
LDR R _x , [R _y], R _z		R _x = mem[R _y], R _y = R _y + R _z	00101
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1	XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 RF[22-19] ^{Ry} <- XREG0 + XREG1	R _{IN} , MR1=1 ALU=ADD, MA1=0, MA2=00, MRF3=01, RFW3=1, MRF2=1	
T3	RF[26-23] ^{Rx} <- DM[R]	MRF3=00, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y + const]		mem[R _y + const] = R _x	00110
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1	XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 + exp	R _{IN} , cexp=0, ALU=ADD, MA1=0, MA2=01, MR=0	
T3	DM[R] <- RF[26-23] ^{Rx}	MRF1=1, DMW=1	

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y += const]		mem[R _y + const] = R _x , R _y = R _y + const	00111
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1	XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 + exp RF[22-19] ^{Ry} <- XREG0 + exp	R _{IN} , cexp=0, ALU=ADD, MA1=0, MA2=01, MR=0 MRF3=01, RFW3=1, MRF2=1	
T3	DM[R] <- RF[26-23] ^{Rx}	MRF1=1, DMW=1	

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y], #const		mem[R _y] = R _x , R _y = R _y + const	01000
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1		XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 RF[22-19] ^{Ry} <- XREG0 + exp		R _{IN} , MR1=1 cexp=0, ALU=ADD, MA1=0, MA2=01, MRF3=01, RFW3=1, MRF2=1
T3	DM[R] <- RF[26-23] ^{Rx}		MRF1=1, DMW=1

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y + R _z]		mem[R _y + R _z] = R _x	01001
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1		XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 + XREG1		R _{IN} , ALU=ADD, MA1=0, MA2=00, MR=0
T3	DM[R] <- RF[26-23] ^{Rx}		MRF1=1, DMW=1

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y += R _z]		mem[R _y + R _z] = R _x , R _y = R _y + R _z	01010
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1		XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 + XREG1 RF[22-19] ^{Ry} <- XREG0 + XREG1		R _{IN} , ALU=ADD, MA1=0, MA2=00, MR=0 MRF3=01, RFW3=1, MRF2=1
T3	DM[R] <- RF[26-23] ^{Rx}		MRF1=1, DMW=1

INSTRUCTION		DESCRIPTION	OPCODE
STR R _x , [R _y], R _z		mem[R _y] = R _x , R _y = R _y + R _z	01011
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1		XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 RF[22-19] ^{Ry} <- XREG0 + XREG1		R _{IN} , MR1=1 ALU=ADD, MA1=0, MA2=00, MRF3=01, RFW3=1, MRF2=1
T3	DM[R] <- RF[26-23] ^{Rx}		MRF1=1, DMW=1

INSTRUCTION		DESCRIPTION	OPCODE
ADD/SUB $R_x, R_y, \#const$		$R_x = R_y +/- const$	01100/01101
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1	XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 +/- exp	R _{IN} , cexp=0, ALU=ADD/SUB, MA1=0, MA2=01, MR=0, SR _{IN}	
T3	RF[26-23] ^{Rx} <- R	MRF3=10, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
ADD/SUB R_x, R_y, R_z		$R_x = R_y +/- R_z$	01110/01111
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1	XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 +/- XREG1	R _{IN} , ALU=ADD/SUB, MA1=0, MA2=00, MR=0, SR _{IN}	
T3	RF[26-23] ^{Rx} <- R	MRF3=10, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
NOT/SHR/SHL R_x		$R_x = \text{NOT/SHR/SHL } R_x$	10000/10001/10010
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG1 <- RF[22-19] ^{Ry} PC <- PC + 1	XREG1 _{IN} , MRF1=1 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- NOT/SHR/SHL XREG1	R _{IN} , ALU=NOT/SHR/SHL, MA1=0, MA2=00, MR=0, SR _{IN}	
T3	RF[26-23] ^{Rx} <- R	MRF3=10, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
OR/AND/XOR $R_x, R_y, \#const$		$R_x = R_y \text{ OR/AND/XOR } const$	10011/10100/10101
CLOCK	RTN	CONTROL SIGNALS	
T0	IR <- IM [PC]	IR _{IN} , MOP=1	
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1	XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}	
T2	R <- XREG0 OR/AND/XOR exp	R _{IN} , cexp=0, ALU=OR/AND/XOR, MA1=0, MA2=01, MR=0, SR _{IN}	
T3	RF[26-23] ^{Rx} <- R	MRF3=10, RFW3=1, MRF2=0	

INSTRUCTION		DESCRIPTION	OPCODE
OR/AND/XOR R_x, R_y, R_z		$R_x = R_y$ OR/AND/XOR R_z	10110/10111/11000
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} XREG1 <- RF[18-15] ^{Rz} PC <- PC + 1		XREG0 _{IN} XREG1 _{IN} , MRF1=0 MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	R <- XREG0 OR/AND/XOR XREG1		R _{IN} , ALU= OR/AND/XOR, MA1=0, MA2=00, MR=0, SR _{IN}
T3	RF[26-23] ^{Rx} <- R		MRF3=10, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
MOV R_x, R_y		$R_x = R_y$	11001
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	XREG0 <- RF[22-19] ^{Ry} PC <- PC + 1		XREG0 _{IN} MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}
T2	RF[26-23] ^{Rx} <- XREG0		MR=1MRF3=11, RFW3=1, MRF2=0

INSTRUCTION		DESCRIPTION	OPCODE
JMP label		PC = adr(label)	11010
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	PC <- exp		PC _{IN} , MPC=1, cexp=1

INSTRUCTION		DESCRIPTION	OPCODE
JZ label		if(SR<0> = 1) -> PC = adr(label)	11011
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	SR<0>=1 -> PC <- exp		PC _{IN} , MPC=1, cexp=1

INSTRUCTION		DESCRIPTION	OPCODE
JC label		if(SR<1> = 1) -> PC = adr(label)	11100
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	SR<1>=1 -> PC <- exp		PC _{IN} , MPC=1, cexp=1

INSTRUCTION		DESCRIPTION	OPCODE
NOP		no operation	11101
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1
T1	PC <- PC + 1		MA1=1, MA2=10, ALU=ADD, MPC=0, PC _{IN}

INSTRUCTION		DESCRIPTION	OPCODE
END		end of program	11110
CLOCK	RTN		CONTROL SIGNALS
T0	IR <- IM [PC]		IR _{IN} , MOP=1

ASSEMBLER INSTRUCTION		EQUIVALENT INSTRUCTION	
LDR R _x , var	⇔	LDR R _x , [R ₁₅ , @var]	
LDR R _x , #const	⇔	LDR R _x , [R ₁₅ , @const]	
STR var, R _x	⇔	STR R _x , [R ₁₅ , @var]	
CLR R _x	⇔	MOV R _x , R ₁₅	

R₁₅ is a 0 register, it contains the value 0x00000000

Control signals

Control vector:

21-bit control vector

		MOP	SR _{IN}	PC _{IN}	MPC	IR _{IN}	MRF1
		MSB - 21	20	19	18	17	16
MRF2	MRF3 ₁	MRF3 ₀	RFW3	EXP	XREG0 _{IN}	XREG1 _{IN}	MA1
15	14	13	12	11	10	9	8
MA2 ₁	MA2 ₀	ALU ₂	ALU ₁	ALU ₀	MR	R _{IN}	DMW
7	6	5	4	3	2	1	LSB - 0

ALU functions

ALU ₂	ALU ₁	ALU ₀	FUCTION
0	0	0	ADD
0	0	1	SUB
0	1	0	OR
0	1	1	AND
1	0	0	XOR
1	0	1	NOT(input 0)
1	1	0	SHR(input 0)
1	1	1	SHL(input 0)

DATAPATH

