© (+41) 078-948-15-35 | ≥ o.glamocanin@gmail.com

Education

EPFL, Ecole Polytechnique Fédérale de Lausanne

Lausanne, Switzerland

Ph.D. IN COMPUTER SCIENCE

• Thesis: Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

- · Research focus: FPGA security and power side-channel attacks, cloud FPGAs, and multi-tenant FPGAs
- Thesis advisors: Dr. Mirjana Stojilović and Prof. Babak Falsafi
- Relevant experience: RTL/FPGA design/verification, accelerator design, C/C++, Python ML (Pandas, Keras, WandB), computer architecture

Sorbonne Université, Paris VI

Paris, France

2018 - 2023

M.S. IN COMPUTER SCIENCE

2017 - 2018

University of Novi Sad, Faculty of Technical Sciences

Novi Sad, Serbia

Aug 2025 - ongoing

B.S. WITH HONOURS IN ELECTRICAL ENGINEERING

2013 - 2017

Work Experience __

Google Deepmind Zurich, Switzerland

SOFTWARE ENGINEER (SWE)

· Building infrastructure and tools for AI chip design.

Synthara AG Zurich, Switzerland

COMPUTER ENGINEER Sep 2023 - Aug 2025

- Performed verification of Synthara's ComputeRAM™ Al accelerator, used SystemVerilog and UVM for module and system-level verification.
- Created a cycle-accurate software model of the ComputeRAM™ accelerator, allowing fast power and performance evaluation in larger systems.
- Integrated ComputeRAM™ in a **RISC-V-based FPGA** prototyping system, and wrote software in **C/C++** for testing and performance evaluation.
- Designed an AXI4-Full interconnect router, allowing maximal throughput communication between a source and multiple destinations.

Lausanne, Switzerland

DOCTORAL RESEARCHER IN HARDWARE AND FPGA SECURITY

Sep 2018 - Aug 2023

- Investigated security of FPGA-based heterogeneous systems, and how access to reconfigurable hardware can compromise or enhance security.
- Designed FPGA systems (accelerators/sensors/controllers) in **Verilog/VHDL** to analyze power side-channel security of hardware accelerators.
- Designed novel voltage sensor architectures on FPGAs, recording internal voltage fluctuations and side-channel leakage inside FPGAs.
- Designed software in C/C++/Python to control the FPGA hardware and collect, store, and analyze large quantities (TBs) of data.
- Used deep learning techniques in Python TensorFlow to evaluate and analyze the power consumption of an FPGA-based RISC-V CPU. Used Python WandB/Bash/Docker/Kubernetes to streamline and automate training and exploration of ML models on the EPFL GPU cluster.
- Worked with Xilinx FPGAs, from low- and mid-end (Artix-7, Zynq-7000, Kintex-7) to high-end cloud FPGAs (UltraScale+ Alveo and AWS F1).

ARM Sophia Antipolis, France

CPU MICROARCHITECTURE AND DESIGN INTERN

Mar 2018 – Aug 2018

- Analyzed CPU microarchitectural events for the purposes of power consumption estimation during cycle-accurate simulation.
- Used ML in Python TensorFlow to model the correlation between CPU events and power consumption simulated in Cadence Joules.
- Enabled power estimation in early microarchitecture design stages by integrating power prediction in a C/C++ cycle-accurate simulator.

FROBAS D.O.O.

MACHINE LEARNING HARDWARE ACCELERATION INTERN

Nov 2016 - Jun 2017

• Used VHDL to design and verify a neural network hardware accelerator for multi-layer perceptron (MLP) artificial neural networks (ANNs).

ELSYS EASTERN EUROPE

Belgrade, Serbia

HARDWARE FUNCTIONAL VERIFICATION INTERN

Jul 2016 - Oct 2016

• Used SystemVerilog and the UVM methodology to build a functional verification environment for an OCP2UART bridge.

Technical Skills

Programming and scripting languages: C/C++ (10 yrs), Python (6 yrs), SystemVerilog (10 yrs), Bash (8 yrs), TCL(8 yrs)

ML languages and tools:

Python (Keras, TensorFlow, Weights and Biases, Pandas), Docker, Kubernetes, RunAl AWS EC2, Microsoft Azure, Google Cloud, CoreWeave

Cloud frameworks:

RTL design, FPGA design (AMD 7-series, UltraScale+ in Alveo boards), RTL verification (UVM)

Digital design and FPGA development: **Hardware description languages:**

VHDL (10 yrs), Verilog (10 yrs), SystemVerilog (10 yrs), SystemC

CAD EDA tools:

Vivado, Vitis, Xilinx ISE, ModelSim, Cadence Xcelium, Synopsys VCS, Synopsys SpyGlass

SEPTEMBER 8, 2025 OGNJEN GLAMOČANIN · RÉSUMÉ Publications _____

Instruction-Level Power Leakage Evaluation of Soft-Core CPUs on Shared FPGAs

HaSS

O. GLAMOČANIN, S. SHRIVASTAVA, J. YAO, N. ARDO, M. PAYER, M. STOJILOVIĆ

2023

- Used deep learning techniques in Python Keras to evaluate the instruction-level power leakage of RISC-V softcore CPUs in shared FPGAs.
- Used Python WandB, Bash, Docker, and Kubernetes to streamline and automate training and exploration of ML model hyperparameters.
- Evaluated of the impact of the FPGA family, code template structure, preprocessing, and trace averaging on the model accuracy.

Active Wire Fences for Multi-Tenant FPGAs (Best Paper Award Nomination)

DDECS

O. GLAMOČANIN, A. KOSTIĆ, S. KOSTIĆ, M. STOJILOVIĆ

2023

- Created a novel wire-based FPGA power waster architecture using VHDL and XDC, with no resource overhead compared to the state of the art.
- Deployed a CUDA-accelerated power analysis attack on CoreWeave cloud instances with Nvidia A100-80GB GPUs.

RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks

TCHES

D. SPIELMANN*, O. GLAMOČANIN*, M. STOJILOVIĆ (* EQUAL CONTRIBUTION)

2023

- Designed a novel routing-based FPGA voltage sensor architecture using VHDL and Vivado, with superior sensing than the state of the art.
- Designed an AXI4-Full Vitis RTL kernel for the Alveo U200 FPGA card, used for recording and saving encryption power traces.
- Implemented a C++ interface for the RTL kernel to record millions of power traces and a Bash script to automate the trace collection process.

Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs

DATE

O. GLAMOČANIN, H. BAZAZ, M. PAYER, M. STOJILOVIĆ

2023

- Analyzed the temperature impact on FPGA voltage sensors and remote power analysis attacks.
- Quantified the impact of temperature effects on statistical (CPA on AES encryption) and ML profiling power analysis attacks.

The Side-Channel Metrics Cheat Sheet

CSUR

K. Papagiannopoulos*, **O. Glamočanin***, M. Azouaoui*, D. Ros*, F. Regazzoni*, M. Stojilović* (* equal contribution)

2022

- · Analyzed and compared methods for power side-channel security evaluation, both theoretically and experimentally.
- Contributed to MetriSCA, a C++ open-source library of metrics for power side-channel analysis accompanying the publication.

Improving First-Order Threshold Implementations of SKINNY

INDOCRYPT

A. CAFORIO, D. COLLINS, O. GLAMOČANIN, AND S. BANIK

- · Worked on an efficient threshold implementation protection against power side-channel attacks for the SKINNY cipher, written in VHDL.
- · Implemented and evaluated the design on FPGA using Xilinx Vivado, showing no existence of first-order power side-channel leakage.

Shared FPGAs and the Holy Grail: Protections Against Side-Channel and Fault Attacks

DATE

O. GLAMOČANIN*, D. G. MAHMOUD*, F. REGAZZONI, AND M. STOJILOVIĆ (* EQUAL CONTRIBUTION)

2021

- · Analyzed recently proposed methods for protection against side-channel and fault attacks in shared FPGAs.
- Provided insights on the versatility and inter-operability of the countermeasures, with an emphasis on future research directions.

Are Cloud FPGAs Really Vulnerable to Power-Analysis Attacks?

DATE

O. GLAMOČANIN, L. COULON, F. REGAZZONI, AND M. STOJILOVIĆ

2020

- Implemented an FPGA voltage sensor on state-of-the-art cloud FPGAs (Xilinx UltraScale+ on AWS EC2 F1 instances) using VHDL and Vivado.
- Demonstrated the first remote power side-channel attack on cloud-scale FPGAs.

Built-In Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs

ISFPGA 2020

O. GLAMOČANIN, L. COULON, F. REGAZZONI, AND M. STOJILOVIĆ

- Used SystemC and VHDL to implement a fixed-point DSP system on FPGA to calculate the statistical t-test.
- Showed that FPGA-based voltage sensors and the t-test can be used for remote power side-channel leakage estimation.

Honors & Awards

2023 Nomination for the EPFL Doctoral Program Thesis Distinction,

Switzerland

Award for the best 8% theses, 30% nomination rate

Switzerland

2018 **EPFL EDIC Fellowship**,

Fellowship for first-year Ph.D. students

French Government Scholarship for International Students,

France

Full scholarship for master studies in France
2016 **Dr Vladan Desnica Award**,

Serbia

Best student of the microcomputer electronics track

Languages

2017

Serbian: native

English: fluent (level C2) **French:** fluent (level C1)