MIPS64 Instruction Set (ver 3.3)

Legend:

- * **double-word (64-bit)** = b₆₃ b₆₂ b₆₁ b₆₀ ... b₃ b₂ b₁b₀
- * ## = concatenate
- * \leftarrow_n = n-bit of data to be transferred
- * **0**ⁿ = replicate 0 n-times (zero-extend)
- * [Mem[offset+ RS]₀]ⁿ = replicate sign bit n-times (sign-extension)
- * RD, RS, RT = General Purpose Register (Integer), RD = usually destination, RS=usually source, RT=usually another source
- * FD, FS, FT, FR = Floating-point Register, FD=destination, FS=source, FT=another source, FR=another source
- * hi/lo = integer multiply/divide result register
- * c0 = CPU status register / c1 = FPU status register

*Note: the list is not comprehensive.

• Load-Store Instructions:

Mnemonic	Meaning	Format	Operation
LB	Load byte (signed)	LB RD, offset(RS)	RD ←64 Mem[offset+ RS]7]56 ##
			Mem[offset+ RS]
LBU	Load byte (unsigned)	LBU RD, offset(RS)	RD ←64 0 ⁵⁶ ## Mem[offset+ RS]
LH	Load half-word (signed)	LH RD, offset(RS)	RD ←64 [Mem[offset+ RS]15]48 ##
			Mem[offset+ RS]
LHU	Load half-word (unsigned)	LHU RD, offset(RS)	RD ←64 0 ⁴⁸ ## Mem[offset+ RS]
LW	Load word (signed)	LW RD, offset (RS)	RD ←64 [Mem[offset+RS]31]32 ##
			Mem[offset+Regs[RS]]
LWU	Load word (unsigned)	LWU RD, offset(RS)	RD ←64 0 ³² ## Mem[offset+RS]
LD	Load double-word	LD RD, offset(RS)	RD ←64 Mem[offset+RS]
SB	Store byte	SB RT, offset(RS)	Mem[offset+RS] \leftarrow 8 RT ₇₀
SH	Store half-word	SH RT, offset(RS)	Mem[offset+RS] ←16 RT150
SW	Store word	SW RT, offset(RS)	$Mem[offset+RS] \leftarrow_{32} RT_{310}$
SD	Store double-word	SD RT, offset(RS)	Mem[offset+ RS] ←64 RT630
L.S	Load single-precision	L.S FD, offset(RS)	$FD \leftarrow 64 0^{32} \#Mem[offset + RS]$
L.D	Load double-precision	L.D FD, offset (RS)	FD ←64 Mem[offset+RS]
LUI	Load upper immediate	LUI RD, imm	$RD \leftarrow (imm_{31})^{32} \# \# imm \# \# 0^{16}$
S.S	Store single-precision	S.S FT, offset(RS)	Mem[offset+RS] ←32 FT31.0
S.D	Store double-precision	S.D FT, offset(RS)	Mem[offset+RS] ←64 FT630

Arithmetic Instructions

• Allimitene manochoria				
Mnemonic	Meaning	Format	Operation	
DADDU	Double-word addition	DADDU RD, RS, RT	RD ← RS + RT	
DADDIU	Double-word add w/immediate (signed constant)	DADDIU RD, RS, imm	RD ← RS + imm	
DSUBU	Double-word subtraction	DSUBU RD, RS, RT	RD ← RS – RT	
DMULT	Double-word multiplication (signed)	DMULT RS,RT	hi/lo ← RS*RT	
DMULTU	Double-word multiplication (unsigned)	DMULTU RS,RT	hi/lo ← RS*RT	
DDIV	Double-word division (signed)	DDIV RS, RT	lo = RS div RT; hi = RS mod RT	
DDIVU	Double-word division (unsigned)	DDIVU RS, RT	lo = RS div RT; hi = RS mod RT	
MADD	Multiply-Accumulate	MADD RS, RT	hilo = hilo + (RS*RT)	

• Special move Instructions:

Mnemonic	Meaning	Format	Operation
MFHI	Move from hi	MFHI RD	RD ← hi
MFLO	Move from lo	MFLO RD	RD ← lo
MTHI	Move to hi	MTHI RS	hi ← RS
MTLO	Move to lo	MTLO RS	lo ← RS
MFC0	Move from C0 to RD (32-bit)	MFC0 RD, CS	RD ← CS
MTC0	Move to C0 from RS (32-bit)	MTCO RS, CD	CD ← RS
DMFC0	Move from C0 to RD (64-bit)	DMFC0 RD, CS	RD ← CS
DMTC0	Move to C0 from RS (64-bit)	DMTCO RS, CD	CD ← RS
MFC1	Move from FPR to GPR (32-bit)	MFC1 RD, FS	RD ←FS
MTC1	Move to FPR from GPR (32-bit)	MTC1 RS, FD	FD ←RS
DMFC1	Move from FPR to GPR (64-bit)	DMFC1 RD, FS	RD ←FS
DMTC1	Move to FPR from GPR (64-bit)	DMTC1 RS, FD	FD ←RS
MOV.S	Move from one Single Precision FPR to another	MOV.S FD, FS	FD ← FS
MOV.D	Move from one Double Precision FPR to another	MOV.D FD, FS	FD ←FS

• Logical Instructions

Mnemonic	Meaning	Format	Operation
AND	Logical AND	AND RD, RS, RT	RD ← RS • RT
OR	Logical OR	OR RD, RS, RT	RD ← RS RT
XOR	Logical XOR	XOR RD, RS, RT	RD ← RS ⊕ RT
NOR	Logical NOR	NOR RD, RS, RT	RD ← ~ (RS RT)
ANDI	Logical AND with immediate	ANDI RD, RS, imm	RD ← RS • imm
ORI	Logical OR with immediate	ORI RD, RS, imm	RD ← RS imm
XORI	Logical XOR with immediate	XORI RD, RS, imm	RD ← RS ⊕ imm

• Shift Instructions

Mnemonic	Meaning	Format	Operation
DSLLV	Double-word shift left logical	DSLLV RD, RS, RT	RD ← RS << RT ₅₀
	variable		(only the lower 6 bits of RT is considered)
			Shift logical left: as bits shift left, the LSB of
			the register is filled with zero
DSRLV	Double-word shift right logical	DSLRV RD, RS, RT	$RD \leftarrow RS >> RT_{50}$
	variable		(only the lower 6 bits of RT is considered)
			Shift logical right: as bits shift right, the MSB
			of the register is filled with zero
DSRAV	Double-word shift right	DSLRV RD, RS, RT	RD ← RS >> RT ₅₀
	arithmetic variable		(only the lower 6 bits of RT is considered)
			Shift arithmetic right: as bits shift right, the
			MSB of the register is filled with sign bit
DSLL	Double-word shift left logical	DSLL RD, RS, imm	RD ← RS << imm ₄₀
			(only the low 5 bits of imm is considered)
			Shift logical left: as bits shift left, the LSB of
			the register is filled with zero
DSRL	Double-word shift right logical	DSRL RD, RS, imm	RD ← RS >> imm ₄₀
			(only the low 5 bits of imm is considered)
			Shift logical right: as bits shift right, the MSB
			of the register is filled with zero
DSRA	Double-word shift right	DSRA RD, RS, imm	RD ← RS >> imm ₄₀
	arithmetic		(only the low 5 bits of imm is considered)
			Shift arithmetic right: as bits shift right, the
			MSB of the register is filled with sign bit

• Control & Transfer Instructions

1	Inconditional lump	ا ما ما دا	DC (DC ##Iabal ##02
J	Unconditional Jump	J Label	PC ← PC ₆₃₂₈ ##label ##0 ² Internally, Label (which is 26-bit) is left shifted twice and then replaces the lower 28 bits of the PC. Thus, Label can be viewed as target address div 4
JR	Unconditional Jump	JR RS	PC ← RS
JAL	Jump and link ("call")	JAL Label	R31 ← PC+4 (no delay branch slot) R31 ← PC+8 (with delay branch slot) PC ← PC ₆₃₂₈ ##label ##0 ² Internally, Label (which is 26-bit) is left shifted twice and then replaces the lower 28 bits of the PC. Thus, Label can be viewed as target address div 4
JALR	Jump and Link ("call")	JALR RS	R31 ← PC+4 (no delay branch slot) R31 ← PC+8 (with delay branch slot) PC ← RS
BLEZ	Branch if less than or equal to zero	BLEZ RS, Label (RS<=0)*	If (cond)* then PC ← PC + sign_extend(Label##0²) Internally, label (which is 16-bit signed
BLTZ	Branch if less than zero	BLTZ RS, Label (RS<0)*	offset) is left shifted twice and then added to the PC+4. Thus, the offset can also be viewed as the distance of
BGEZ	Branch if greater than or equal to zero	BGEZ RS, Label (RS>=0)*	instruction to a label. The next instruction after the branch is viewed as offset 0
BGTZ	Branch if greater than zero	BGTZ RS, Label (RS>0)*	
BEQ	Branch if equal	BEQ RS, RT, Label	If (RS=RT) then PC ← PC + sign_extend(Label##0²) Internally, label (which is 16-bit signed offset) is left shifted twice and then added to the PC+4. Thus, the offset can
			also be viewed as the distance of instruction to a label. The next instruction after the branch is viewed as offset 0
BNE	Branch if not equal	BNE RS, RT, Label	If (RS<>RT) then PC ← PC + sign_extend(Label##0²) Internally, label (which is 16-bit signed offset) is left shifted twice and then added to the PC+4. Thus, the offset can also be viewed as the distance of instruction to a label. The next instruction after the branch is viewed as offset 0
MOVZ	Conditional Move if zero	MOVZ RD, RS, RT	If (RT = 0) RD \leftarrow RS
MOVN	Conditional Move if Not zero	movn Rd, RS, RT	If (RT <> 0) RD ← RS

• Set-on-condition Instructions

Mnemonic	Meaning	Format	Operation
SLT	Set if less than (Signed)	SLT RD, RS, RT	RD ← RS < RT ?1 :0
SLTU	Set if less than (Unsigned)	SLTU RD, RS, RT	RD ← RS < RT ?1 :0
SLTI	Set if less than immediate (Signed)	SLTI RD, RS, imm	RD ← RS < imm ?1:0
SLTIU	Set if less than immediate	SLTIU RD, RS, imm	RD ← RS < imm ?1 :0
	(Unsigned)		

• Floating Point Instructions

	aning i onin manochona		
Mnemonic	Meaning	Format	<u>Operation</u>
ADD.D	Add double precision	ADD.D FD, FS, FT	FD ← FS + FT
ADD.S	Add single precision	ADD.S FD, FS, FT	FD ← FS + FT
ADD.PS	Add pair of single precision	ADD.PS FD, FS, FT	FD ₀₃₁ ← FS ₀₃₁ + FT ₀₃₁ FD ₃₂₆₃ ← FS ₃₂₆₃ + FT ₃₂₆₃
SUB.D	Subtract double precision	SUB.D FD, FS, FT	FD ← FS – FT
SUB.S	Subtract single precision	SUB.S FD, FS, FT	FD ← FS – FT
SUB.PS	Subtract pair of single precision	SUB.PS FD, FS, FT	FD ₀₃₁ ← FS ₀₃₁ - FT ₀₃₁ FD ₃₂₆₃ ← FS ₃₂₆₃ - FT ₃₂₆₃
MUL.D	Multiply double precision	MUL.D FD, FS, FT	FD ← FS * FT
MUL.S	Multiply single precision	MUL.S FD, FS, FT	FD ← FS * FT
MUL.PS	Multiply pair of single precision	MUL.PS FD, FS, FT	FD ₀₃₁ ← FS ₀₃₁ * FT ₀₃₁ FD ₃₂₆₃ ← FS ₃₂₆₃ * FT ₃₂₆₃
DIV.D	Divide double precision	DIV.D FD, FS, FT	FD ← FS / FT
DIV.S	Divide single precision	DIV.S FD, FS, FT	FD ← FS / FT
DIV.PS	Divide pair of single precision	DIV.PS FD, FS, FT	$FD_{031} \leftarrow FS_{031} / FT_{031}$ $FD_{3263} \leftarrow FS_{3263} / FT_{3263}$
MADD.D	Multiply-ADD double precision	MADD.D FD, FR, FS, FT	FD ← FR + (FS * FT)
MADD.S	Multiply-ADD single precision	MADD.S FD, FR, FS, FT	FD ← FR + (FS * FT)
MADD.PS	Multiply-ADD pair of single precision	MADD.PS FD, FR, FS, FT	FD ₀₃₁ ← FR ₀₃₁ + (FS ₀₃₁ * FT ₀₃₁) FD ₃₂₆₃ ← FS ₃₂₆₃ + (FS ₃₂₆₃ * FT ₃₂₆₃)
CVT.d.s	Convert from type y to type x; where x & y can be s (SP floating point), d (DP floating point), w (32-bit integer), I (64-bit integer)	CVT.x.y FD, FS	FD ←FS
CS	Set floating point status register (FCC) if condition is _; where "_" can be LT, LE, GT, GE, EQ, NE Default is 0 (0-7). For Single Precision comparison	CS FS, FT CS cc, FS, FT	FCC(cc) = FS < FT ? 1:0
CD	Set floating point status register (FCC) if condition is _; where "_" can be LT, LE, GT, GE, EQ, NE Default is 0 (0-7). For Double Precision comparison	CD FS, FT CD cc, FS, FT	FCC(CC) = FS < FT ? 1:0

Mnemonic	Meaning	Format	Operation
BC1T	Branch if FP status register is 1	BC1T Label BC1T cc, Label	If FCC(cc) = 1 then PC ← PC+Label Internally, label (which is 16-bit signed offset) is left shifted twice and then added to the PC+4. Thus, the offset can also be viewed as the distance of instruction to a label. The next instruction after the branch is viewed as offset 0
BC1F	Branch if FP status register is 0	BC1F Label	If FCC(cc) = 0 then PC ← PC+Label Internally, label (which is 16-bit signed offset) is left shifted twice and then added to the PC+4. Thus, the offset can also be viewed as the distance of instruction to a label. The next instruction after the branch is viewed as offset 0

• Special Instructions

Mnemonic	Meaning	Format	Operation
TRAP	Transfer to operating at a vectored address	TRAP	
ERET	Return to user code from an exception; restore user mode	ERET	
NOP	No Operation	NOP	