

# Intel 80486 CPU Enhancements (1989)


New Features Beyond 386: CPUID, WP Bit, Cache, Atomic Instructions

## Source files:

specialreg.h:122-157 (CPUID flags), klib.S:664-670 (CPUID impl),  
pg\_utils.c:237 (WP bit), cpufunc.h:74 (WBINVD), atomic.S:67-142 (CMPXCHG/XADD)

## 1. CPUID Instruction

First CPU feature detection mechanism



## 4. New Atomic Instructions

CMPXCHG <dest>, <src>

```

If EAX == dest:  
dest := src ZF := 1
; atomic.S:80-93
.atomic_and_32_nv:
    movl 4(%esp), %edx
    movl (%edx), %eax
    0:
        movl %eax, %ecx
        andl 8(%esp), %ecx
        lock
        cmpxchgl %ecx, (%edx)
        jnz 1f
        movl %ecx, %eax
    ret
1: jmp 0b

```

## 5. XADD Instruction

XADD <dest>, <src>

Exchange and add


```

temp := dest
dest := dest + src
; atomic.S:62-70
.atomic.add_32_nv:
    movl 4(%esp), %edx
    movl (%edx), %eax
    movl %eax, %ecx
    lock
    xaddl %eax, (%edx)
    addl %ecx, %eax
    ret

```

## 3. Cache Control

8 KB on-die L1 cache (unified)



## 6. BSWAP Instruction

BSWAP <reg32>

Byte swap (endianness)

0x12345678 becomes

```

// byte_swap.h:42-49
static __inline uint32_t
__byte_swap_u32_variable(
    uint32_t x)
{
    __asm volatile (
        "bswap %1"
        : "=r" (x)
        : "0" (x));
    return (x);
}

```

**486 Summary:** First CPU with runtime feature detection (CPUID),

8KB on-die cache, WP bit for kernel memory protection, atomic instructions (CMPXCHG, XADD), and cache control (WBINVD, INVLPG). MINIX fully supports all features.