


# i386 2-Level Paging Hierarchy

Virtual Address (32-bit)

[31:22]	[21:12]	[11:0]
10 bits	10 bits	12 bits
PDE Index	PTE Index	Offset



**Translation Steps:**

- VA[31:22] = PD index (i)
- PD[i] → PT base addr
- VA[21:12] = PT index (j)
- PT[j] → page frame
- VA[11:0] = offset
- PA = frame + offset

**Page Directory Entry (32-bit):**

- [31:12] Page table base address
- [11:9] Available for OS use
- [8] Global (if CR4.PGE=1)
- [7] Page Size (0=4KB, 1=4MB)
- [6] Reserved (0)
- [5] Accessed
- [4] Cache disable (PCD)
- [3] Write-through (PWT)
- [2] User/Supervisor
- [1] Read/Write
- [0] Present

**Page Table Entry (32-bit):**

- [31:12] Physical frame address
- [11:9] Available for OS
- [8] Global page
- [7] Reserved (0)
- [6] Dirty (written)
- [5] Accessed
- [4] Cache disable
- [3] Write-through
- [2] User/Supervisor
- [1] Read/Write
- [0] Present

**TLB Caches Translations**

2 table lookups avoided  
on TLB hit (1 cycle)  
vs 2 memory accesses  
(200+ cycles)

**Page Sizes:**

- 4 KB (standard)
- 4 MB (PSE bit)

**Address Space:**

- 32-bit: 4 GB max

**i386 Constants:**

- I386\_VM\_DIR\_ENTRIES: 1024
- I386\_VM\_PT\_ENTRIES: 1024
- I386\_VM\_DIR\_ENT\_SHIFT: 22
- I386\_VM\_PT\_ENT\_SHIFT: 12
- I386\_PAGE\_SIZE: 4096

**MINIX i386 Details:**

Standard 2-level paging  
PSE enabled (CR4.PSE)  
4 MB kernel mappings  
1024 entries per level  
Defined in vm.h:34,38