


Intel Pentium (P5) Microarchitecture

First Superscalar x86 - Dual-Issue Pipeline (1993)


Specifications: 60-200 MHz, 3.1-3.3M transistors (0.8-0.35 μm), 273-pin PGA, 8 KB L1 I-cache + 8 KB L1 D-cache, 64-bit data bus, 32-bit address bus (4 GB physical), Superscalar (2-way), Branch prediction, APIC, FPU integrated, RDTSC instruction

Dual-Issue Superscalar Pipeline


5-stage dual-issue pipeline




Execution Units



Cache Hierarchy



Register File



8 GPRs 32-bit

Segment Regs

Control Regs

MMX Registers: (added in Pentium MMX, 1997)

New in Pentium

• MM0-MM7 (64-bit each)

• RDTSC instruction

• Aliased to FPU 84 (0-83.7)

• Reads cycle counter

• SIMD operations (Single Instruction, Multiple Data)

• High-res timing

• Ring 3 accessible

Data Types:

• 4x 16-bit integers (packed words)

• 2x 32-bit integers (packed dwords)

• 1x 64-bit integer (quadword)

Instructions:

• PADDB/W/D: Packed add

• PSUBB/W/D: Packed subtract

• PMULL/H: Packed multiply

• PAND/OR/XOR: Packed logical

• PSLL/RL/RA: Packed shift

Use Cases:

• Graphics (pixel operations)

• Video encoding/decoding

• Audio processing

• Image filtering

APIC (Advanced Programmable Interrupt Controller)

Features:

• Per-CPU interrupt handling

• Inter-Processor interrupts (IPI)

• Local timer interrupt

• Performance monitoring counter

• Thermal sensor interrupt

Registers (MMIO):

• Mapped at 0xFFFF0000

I/O APIC (External)

• External chip (on motherboard)

• Routes IRQs to Local APICs

• Supports up to 24 IRQs

• Programmable routing

• Edge or level-triggered

Pentium FDIV Bug (1994)

Description: Floating-point division bug in early Pentium (60-100 MHz) caused incorrect results for certain inputs.

Example: 4195835.0 / 3145727.0 should give 1.333820449136241002 but Pentium returned 1.333739068902037589

Root Cause: Lookup table in FPU had 5 missing entries (out of 1066). Used in SRT division algorithm.

Impact: Intel initially downplayed issue ("affects 1 in 9 billion divisions"). Public outcry forced full recall.

Cost: \$475 million USD replacement program. Major PR disaster for Intel.

Detection: cpuid instruction returns family=5, model=1 or 2. Check for errata via BIOS update or OS flag.

Workaround: Linux kernel detects and disables FPU if bug present, uses software floating-point emulation.

Fixed: Pentium 60/66, 75 MHz and later (stepping C1 and beyond) have corrected lookup table.

Fixed Pentium 60/66

code: 0.5-0.8 IPC

Performance Characteristics

Latencies:

• Integer ADD/SUB: 1 cycle

• Integer MUL: 10 cycles (non-pipelined)

• FP ADD: 3 cycles (pipelined)

• FP MUL: 3 cycles (pipelined)

• FP DIV: 39 cycles (non-pipelined)

• L1 cache hit: 1 cycle

• L1 cache miss (to memory): 30-50 cycles

Branch Prediction:

• Prediction rate: 80-90% (depends on code)

• Misprediction penalty: 3-4 cycles

• No speculative execution (unlike P6)

Pentium vs 486:

• 2x performance on integer code (dual-issue)

• 3-5x performance on FP code (pipelined FPU)

• Better branch prediction

• Larger caches (8KB vs 8KB unified on 486)

• Faster bus (60-66 MHz vs 33 MHz)

Pentium Variants:

• Pentium 60/66: 0.8 μm, 5V, 3.1M transistors

• Pentium 75-200: 0.6-0.35 μm, 3.3V, split voltage

• Pentium MMX: 0.35 μm, 2.8V, 4.5M transistors

• Pentium OverDrive: Socket upgrade for 486

System Integration:

• Socket 4 (Pentium 60/66, 273-pin PGA)

• Socket 5 (Pentium 75-200, 320-pin SPGA)

• Socket 7 (Pentium MMX, 321-pin SPGA)

• Chipsets: 430FX (Triton), 430HX, 430VX

Operating Systems:

• DOS (16-bit real mode)

• Windows 3.x (16-bit protected mode)

• Windows 95/98/NT (32-bit)

• Linux 1.x+ (full 32-bit support)

• MINIX 3 (uses protected mode, paging)

Compilers:

• GCC: -march=pentium

• MSVC: /G5

• ICC: -mtune=pentium