SH7600 Series 32-Bit RISC Embedded Processor

HITACHI

PMH12TO002D2 Rev 0.2 January 16, 1997

Overview

The SH7600 Series is a reduced instruction set computer (RISC) that integrates a Hitachi-original RISC CPU and appropriate peripheral functions to minimize the components or modules required for system configuration.

The CPU has a RISC-type instruction set. Basic instructions can be executed in one clock cycle (36 ns), dramatically improving instruction execution speed. Operating up to 28.7 MHz, this processor also incorporates 4 kbytes of cache memory, a 32-bit internal architecture, and a 32-bit multiply and accumulate unit (MAC) for enhanced data-processing ability. As a result, the SH-2 enables high-performance systems to be constructed with advanced functionality at low cost, even in applications such as real-time control that require operations at very high speeds.

The SH7604 includes on-chip peripheral functions such as an interrupt controller, a direct memory access controller (DMAC), a division unit (DIVU), timers (free running timer/FRT and watchdog), and a serial communications interface (SCI). External memory support functions enable direct connection to SDRAM, DRAM, PSRAM, ROM, and peripheral I/O. Such features minimize the number of modules required for system configuration, and can reduce system costs.

Features

- 28.7 MHz at 5 V, 20 MHz at 3.3 V
- SH7604: 4-kbyte, Four-Way Set Associative Cache Memory
- RISC Central Processing Unit (CPU)
 - 32-bit internal data paths/32-bit external data paths
 - Five-stage pipeline
 - Sixteen 32-bit general registers, three 32-bit control registers, and four 32-bit system registers
- · On-chip multiply and accumulate unit
 - Multiplication operations ($32 \times 32 \rightarrow 64$ bits) executed in 2 to 3 cycles
 - MAC operations ($32 \times 32 \rightarrow 64 + 64$ bits) executed in 2 to 3 cycles
- Operating modes:
 - Clock mode selected from the combination of an on-chip oscillator module, a double-frequency circuit, clock output, PLL synchronization, and 90° phase change
 - Slave/master mode
 - Processing mode

- Processing states:
 - Power-on reset/manual reset
 - Exception processing
 - Program execution
 - Power-down (sleep, standby, and moduel stop modes)
 - Bus-released
 - On-chip Lock Pulse Generator (CPG)

Selectable double-frequency circuit, clock output, PLL synchronization or 90° phase change


- Bus State Controller (BSC)
 - Supports interface to SDRAM, PSRAM, DRAM, ROM, and peripheral I/O
 - Supports external memory (32/16/8-bit external data bus) access
 - Memory refresh and burst access functions
 - Wait states can be inserted by external WAIT signal
- Two-Channel Direct Memory Access Controller (DMAC)
 - DMA transfers between external memory, external I/O, and on-chip peripheral modules
 - Selectable priorities and modes
 - Dual or single address transfer mode
- Division Unit (DIVU)
 - $64/32 \rightarrow 32...32$ and $32/32 \rightarrow 32...32$ divisions
 - Overflow interrupt
- Interrupt Controller (INTC)
 - Five external interrupt pins
 - Eleven internal interrupt sources
 - Sixteen programmable priority levels
- 16-Bit Free Running Timer (FRT)
 - Input selects from three internal/external clocks
 - Input capture and output compare
 - Counter overflow, compare match, and input capture interrupt
- Watchdog Timer (WDT)
- One-channel SCI with full duplex and asynchronous/synchronous selectable modes
- User Break Controller (UBC) for generating interrupts to simplify debugging
- Operating temperature: -20°C to 75°C
- Package: 144-pin Quad Flat Pack (QFP)
- Process: 0.8 micron technology
- Complete development system support

Related Manuals

- SH Series Overview
- SH7604 Hardware Manual
- SH7000/7600 Programming Manual

See also http://www.halsp.hitachi.com.

Block Diagram



Block Diagram (SH7604)

Instruction Set By Classification (Total: 61 Types)

Table 1 Data Transfer (5 Types)

Operation Code	Function
MOV	Data transfer, immediate data transfer, peripheral module, and structural data transfers
MOVA	Effective address transfer
MOVT	T-bit transfer
SWAP	Swap of upper and lower bytes
XTRCT	Extraction of middle of connected registers

 Table 2
 Arithmetic Operations (20 Types)

Operation Code	Function
ADD	Binary addition
ADDC	Binary addition with carry
ADDV	Binary addition with overflow check
CMP/cond.	Comparison
DIV1	Division
DIV0S	Initialization of signed division
DIV0U	Initialization of unsigned division
DMULS	Double-length signed multiplication
DMULU	Double-length unsigned multiplication
DT	Decrement and test
EXTS	Sign extension
EXTU	Zero extension
MAC	Multiplication and accumulation
MULS	Signed multiplication
MULU	Unsigned multiplication
NEG	Negation
NEGC	Negation with carry
SUB	Binary subtraction
SUBC	Binary subtraction with carry
SUBV	Binary subtraction with underflow check

Table 3 Logic Operations (6 Types)

Operation Code	Function
AND	Logic AND
NOT	Bit inversion
OR	Logical OR
TAS	Memory test and bit set
TST	Logical AND and T bit set
XOR	Exclusive OR

Table 4 Shift Instructions (10 Types)

Operation Code	Function
ROTL	One-bit left rotation
ROTR	One-bit right rotation
ROTCL	One-bit left rotation with T bit
ROTCR	One-bit right rotation with T bit
SHAL	One-bit arithmetic left shift
SHAR	One-bit arithmetic right shift
SHLL	One-bit logical left shift
SHLLn	n-bit logical left shift
SHLR	One-bit logical right shift
SHLRn	n-bit logical right shift

Table 5 Branch Instructions (9 Types)

Operation Code	Function
BF	Conditional branch $(T = 0)$
ВТ	Conditional branch (T = 1)
BRA	Unconditional branch
BRAF	Unconditional branch
BSR	Branch to subroutine procedure
BRSF	Branch to subroutine procedure
JMP	Unconditional branch
JSR	Branch to subroutine procedure
RTS	Return from subroutine procedure

Table 6 System Control (11 Types)

Operation Code	Function
CLRT	T bit clear
CLRMAC	MAC register clear
LDC	Load to control register
LDS	Load to system register
NOP	No operation
RTE	Return from exception processing
SETT	T bit set
SLEEP	Shift into power-down mode
STC	Storing control register data
STS	Storing system register data
TRAPA	Trap exception processing

DC Characteristics (5 V)

Table 7 DC Characteristics (Condition V_{CC} = 5.0 V \pm 10%, Ta = -20 to +75° C)

Item		Symbol	Min	Тур	Max	Unit	Measurement Conditions
Current consumption	Ordinary operation	I _{cc}	_	60	80	mA	f = 8 MHz
			_	80	100	mA	f = 16 MHz
			_	110	160	mA	f = 28.7 MHz
	Sleep	Bleep —		30	55	mA	f = 8 MHz
			_	50	70	mA	f = 16 MHz
			_	80	100	mA	f = 28.7 MHz
	Standby	_	_	1	15	μΑ	Ta ≤ 50°C
			_		60	μΑ	50°C < Ta

AC Characteristics (5 V)

Table 8 LSI Clock Timing (V_{CC} = 5.0 V \pm 10%, Ta = -20 to +75°C)

Item	Symbol	Min	Max	Unit
Operating frequency	f _{OP}	4	28.7	MHz
Clock cycle time	t _{cyc}	35	143*1 or 250*2	ns
Clock high pulse width	t _{CH}	8*1 or 15*2	_	ns
Clock low pulse width	t _{CL}	8*1 or 15*2		ns
Clock rise time	t _{CR}	_	5	ns
Clock fall time	t _{CF}	_	5	ns
EXTAL clock input frequency	f _{EX}	4	8	MHz
EXTAL clock input cycle time	t _{EXcyc}	125	250	ns
EXTAL clock input low level pulse width	t _{EXL}	50	_	ns
EXTAL clock input high level pulse width	t _{EXH}	50		ns
EXTAL clock input rise time	t _{EXR}	_	5	ns
EXTAL clock input clock fall time	t _{EXF}	_	5	ns
Power-on oscillation settling time	t _{osc1}	10		ms
Software standby oscillation settling time 1	t _{osc2}	10	_	ms
Software standby oscillation settling time 2	t _{osc3}	10	_	ms
PLL synchronization settling time	t _{PLL}	1	_	μs

Notes 1. With PLL circuit 1 operating.

2. With PLL circuit 1 not used.

DC Characteristics (3.3 V)

Table 9 DC Characteristics (Condition $V_{CC} = 3.0$ to 5.5 V, Ta = -20 to $+75^{\circ}$ C)

Item		Symbol	Min	Тур	Max	Unit	Measurement Conditions
Input high-	RES, NMI, MD5-	V _{IH}	V _{CC} ×0.9	_	V _{CC} + 0.3	V	During standby
level voltage	MD0		V _{CC} ×0.9	_	V _{CC} + 0.3	V	Normal operation
	EXTAL, CKIO	_	V _{CC} ×0.9	_	V _{CC} + 0.3	V	
	Other input pins		V _{CC} ×0.7	_	V _{CC} + 0.3	V	
Input low-	RES, NMI, MD5-	V_{IL}	-0.3	_	V _{CC} ×0.1	V	During standby
level	MD0		-0.3	_	V _{CC} ×0.1	V	Normal operation
voltage	Other input pins		-0.3	_	V _{CC} ×0.1	V	
Input leak	RES	lin	_	_	1.0	μΑ	$Vin = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
current	NMI, MD5–MD0	_	_	_	1.0	μΑ	$Vin = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
	Other input pins		_	_	1.0	μΑ	$Vin = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
3-state leak current (while off)	A26–A0, D31–D0, BS, CS3–CS0, RD/WR, RAS, CAS WE3-WE0, RD, IVECF		_	_	1.0	μΑ	$Vin = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
Output	All output pins	V _{OH}	$V_{CC} - 0.5$	5—	_	V	$I_{OH} = -200 \mu A$
high-level voltage			V _{CC} – 1.0)—	_	V	$I_{OH} = -1 \text{ mA}$
Output low-level voltage	All output pins	V _{OL}	_	_	0.4	V	I _{OL} = 1.6 mA
Input capaci-	RES	Cin	_	_	15	pF	Vin = 0 V
tance	NMI	_	_	_	15	pF	[−] f = 1 MHz −Ta = 25°C
	All other input pins (D31–D0)	_	_	_	15	pF	−1a = 20 U

Table 9 DC Characteristics (Condition $V_{CC} = 3.0$ to 5.5 V, Ta = -20 to $+75^{\circ}$ C) (cont)

Item		Symbol	Min	Тур	Max	Unit	Measurement Conditions
Current	Ordinary operation	I _{cc}	_	25	30	mA	f = 8 MHz
consump-			_	45	55	mA	f = 16 MHz
tion			_	60	70	mA	f = 28.7 MHz
	Sleep		_	15	20	mA	f = 8 MHz
			_	30	40	mA	f = 16 MHz
			_	40	50	mA	f = 28.7 MHz
	Standby		_	1	5	μΑ	Ta ≤ 50°C
			_	_	20	μΑ	50°C < Ta

Notes: 1. When no PLL is used, do not release the PLLV $_{CC}$ and PLLV $_{SS}$ pins. Connect PLLV $_{CC}$ to V $_{CC}$ and PLLV $_{SS}$ to V $_{SS}$.

2. Current consumption values shown are the values at which all output pins are without load under conditions of V_{IH} min = V_{CC} - 0.5 V, V_{IL} max = 0.5 V.

AC Characteristics (3.3 V)


Table 10 Clock Timing ($V_{CC}=3.0$ to 0.5 V, Ta=-20 to $+75^{\circ}C$)

Item	Symbol	Min	Max	Unit
Operating frequency	f _{OP}	4	20	MHz
Clock cycle time	t _{cyc}	35	143 ^{*1} or 250 ^{*2}	ns
Clock high pulse width	t _{CH}	8*1 or 15*2		ns
Clock low pulse width	t _{CL}	8*1 or 15*2	_	ns
Clock rise time	t _{CR}		5	ns
Clock fall time	t _{CF}	_	5	ns
EXTAL clock input frequency	f_{EX}	4	8	MHz
EXTAL clock input cycle time	t _{EXcyc}	125	250	ns
EXTAL clock input low level pulse width	t _{EXL}	50	_	ns
EXTAL clock input high level pulse width	t _{EXH}	50	_	ns
EXTAL clock input rise time	t _{EXR}		5	ns
EXTAL clock input clock fall time	t _{EXF}	_	5	ns
Power-on oscillation settling time	t _{OSC1}	10	_	ms
Software standby oscillation settling time 1	tosc2	10		ms
Software standby oscillation settling time 2	t _{OSC3}	10		ms
PLL synchronization settling time	t _{PLL}	1	_	μs


Notes: 1. With PLL circuit 1 operating.

2. With PLL circuit 1 not used.

Pin Diagram



Package Dimensions



11

When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi. Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.