


Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60)			
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.20			
Q _g (Max.) (nC)	11	l			
Q _{gs} (nC)	3.	1			
Q _{gd} (nC)	5.8	3			
Configuration	Sing	gle			



N-Channel MOSFET

FEATURES

- Surface Mount
- Available in Tape and Reel
- · Dynamic dV/dt Rating
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mounting using vapor phase, infrared, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performace due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25 W is possible in a typical surface mount application.

ORDERING INFORMATION					
Package	SOT-223	SOT-223			
Lead (Pb)-free	IRFL014PbF	IRFL014TRPbFa			
	SiHFL014-E3	SiHFL014T-E3 ^a			
SnPb	IRFL014	IRFL014TR ^a			
	SiHFL014	SiHFL014Ta			

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 20	V	
Continuous Drain Current	V _{GS} at 10 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I _D	2.7	А	
	VGS at 10 V	T _C = 100 °C		1.7		
Pulsed Drain Current ^a			I _{DM}	22		
Linear Derating Factor				0.025	W/°C	
Linear Derating Factor (PCB Mount)e				0.017	VV/ C	
Single Pulse Avalanche Energy ^b				100	mJ	
Maximum Power Dissipation	T _C =	T _C = 25 °C		3.1	w	
Maximum Power Dissipation (PCB Mount)e	T _A =	T _A = 25 °C		P _D 2.0		
Peak Diode Recovery dV/dt ^c	le Recovery dV/dt ^c		dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)) for	10 s	-	300 ^d]	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 16 mH, $R_G = 25 \Omega$, $I_{AS} = 2.7 \text{ A}$ (see fig. 12).
- c. $I_{SD} \le 10$ A, $dI/dt \le 90$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFL014, SiHFL014

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	60	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	-	40		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	-	0.068	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zava Cata Valtaga Dyain Cuyyant	1	V _{DS} = 60 V, V _{GS} = 0 V		-	-	25	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V	V _{DS} = 48 V, V _{GS} = 0 V, T _J = 125 °C		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.6 A ^b	-	-	0.20	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 25 V, I _D = 1.6 A	1.9	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	300	-	pF
Output Capacitance	C _{oss}			-	160	-	
Reverse Transfer Capacitance	C _{rss}			-	29	-	
Total Gate Charge	Qg		I _D = 10 A, V _{DS} = 48 V, see fig. 6 and 13 ^b	-	-	11	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	3.1	
Gate-Drain Charge	Q _{gd}	7		-	-	5.8	
Turn-On Delay Time	t _{d(on)}			-	10	-	
Rise Time	t _r	V_{DD} = 30 V, I_{D} = 10 A, R_{G} = 24 Ω , R_{D} = 2.7 Ω , see fig. 10 ^b		-	50	-	ns
Turn-Off Delay Time	t _{d(off)}			-	13	-	
Fall Time	t _f			-	19	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	nH
Internal Source Inductance	L _S			-	6.0	-	"""
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.7	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	22	
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = 2.7 A, V _{GS} = 0 V ^b		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 10 A, dl/dt = 100 A/μs ^b		-	70	140	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.20	0.40	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	urn-on is dominated by L _S and L _D)				

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91191.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com