A working computer from Nand and DFF

Made by: Vitaly Okolelov

About the project

- 1. Computer hardware
 - University individual project
 - Hardware Descriptive Language
- 2. Assembler
 - Individual project
 - C++
- 3. Nand & D Flip-flop calculator
 - Part of University team project
 - C++

Nand

What is Nand?





A	В	Q
0	0	1
0	1	1
1	0	1
1	1	0

Functional completeness

Any logic function can be made from Nands!


Example: Or






D Flip-Flop

What is D Flip-Flop (DFF)?



D Flip-Flop can be constructed from NANDs!


Implementing computer



Computer Diagram

- Memory
- ROM
- CPU

2,104,280 Nands 254,016 DFFs in this design!



No internal structure shown here, can be provided only by request.

Memory

Random Access Memory (<u>RAM</u>)


• 32 kB of data

Screen:

- 512×256 px
- 131072 bits
- 0 = white
- 1 = black

Keyboard:


- 16 bit
- ASCII code



ROM

Read-Only Memory (<u>ROM</u>):

• 64 kB of Instructions




CPU

Central Processing Unit (<u>CPU</u>):

- Instruction decoding
- Mathematical operations & Data manipulation
- Flow control

Understanding software helps understanding hardware!



Assembler

- Assembly language human
- Binary code computer hardware

 Assembler function: converting assembly language into binary code

The assembly process:

- 1. Removing spaces/comments
- 2. Replacing variables/labels
- 3. Parsing each line into fields
- 4. Translating fields into binary
- 5. Combining into result

1. Removing all spaces and comments

	Before		After		
0	@R0	0	@R0		
1	D = M	1	D=M		
2	@result	2	@result		
3	$\mathbf{M} = 0$	3	M =0		
4	(LOOP)	4	(LOOP)		
5	@result	5	@result		
6	M = D + M // update	6	M=D+M		
7	@LOOP	7	@LOOP		
8	D = D - 1; JGT	8	D=D-1;JGT		
9	(END)	9	(END)		
10	// endless loop	11	@END		
11	@END	12	0;JMP		
12	0; JMP				


Before			After
8 $D = D - 1; JGT$	\rightarrow	8	D=D-1;JGT
10 // endless loop	\rightarrow	10	

2. Replacing all variables and labels

	Before	After		
0	@R0	0	@0	
1	D=M	1	D=M	
2	@result	2	@16	
3	M =0	3	M =0	
4	(LOOP)	5	@16	
5	@result	6	M=D+M	
6	M=D+M	7	@4	
7	@LOOP	8	D=D-1;JGT	
8	D=D-1;JGT	10	@8	
9	(END)	11	0;JMP	
11	@END			
12	0;JMP			


<u>Variable</u> – name for memory address

	Before		A	fter
2	@result	\rightarrow	2	@16



3. Parsing each line into its fields

	Before	After					
		A					
			C	comp	dest	jump	
0	@0	0	A		0		
1	D=M	1	C	M	D	Null	
2	@16	2	A		16		
3	M=0	3	C	0	M	Null	
4	@16	4	A	16			
5	M=D+M	5	C	D+M	M	Null	
6	@4	6	A		4		
7		7	C	D-1	D	JGT	
′	D=D-1;JGT	8 A		8			
8	@8	9	C	0	Null	JMP	
9	0;JMP				1 Tuil	O TATE	



Before		After						
A-instruction								
		value						
2 @16	\rightarrow	A	16					
C-instruction								
			comp	dest	jump			
7 D=D-1;JGT	\longrightarrow	C	D-1	D	JGT			

4. Translating individual fields into binary

		Be	fore				After	After		
A	1		value			A value				
	7)	comp	dest	jump		C	comp	dest	jump	
0	A		0		0	0	0000000	00000	0000	
1	C	M	D	Null	1	111	1110000	010	000	
2	A		16		2	0	0000000	00001	10000	
3	\mathbf{C}	0	M	Null	3	111	0101010	001	000	
4	A		16	-	4	0	0000000	00001	0000	
5	\mathbf{C}	D+M	M	Null	5	111	1000010	001	000	
6	A		4	-	6	0	0000000	00000	0100	
7	\mathbf{C}	D-1	D	JGT	7	111	0001110	010	001	
8	A		8		8	0	0000000	00000	1000	
9	C	0	Null	JMP	9	111	0101010	000	111	

	Before				After			
	A-instruction							
value					value			
6	A	4		\rightarrow	0	0000000000000100		
			C-iı	ıstı	ructio	n		
	comp	dest	jump			comp	dest	jump
7 C	D-1	D	JGT	\rightarrow	111	0101010	010	001


5. Combining translated fields into result

		Before)	After		
	A	value				
	C	comp	dest	jump		
0	0	0000000	00000	00000	0	000000000000000000000000000000000000000
1	111	1110000	010	000	1	1111110000010000
2	0	0000000	00001	10000	2	000000000010000
3	111	0101010	001	000	3	1110101010001000
4	0	0000000	00001	10000	4	000000000010000
5	111	1000010	001	000	5	1111000010001000
6	0	0000000	00000	00100	6	0000000000000100
7	111	0001110	010	001	7	1110001110010001
8	0	0000000	00000	1000	8	000000000001000
9	111	0101010	000	111	9	1110101010000111

<u>Test correctness?</u>

Load it into the computer!

CPU



Instruction decoding


A-instruction

C-instruction

Assembly code

A | @value

 $\mathbf{C} \mid dest = comp; jump$




Execution

ARegister

DRegister

Arithmetic Logic Unit




Flow control

Jump conditions


VS.

ALU output flags




Improving the hardware design

• Fact: many ways of implementing the same functionality





• Challenge: compare and find better ways


Nand & D Flip-flop calculator (transistor calculator in V2)





- Criteria: the number of Nands and DFFs (the number of transistors in V2)
- Program input: a text file with the structure of the desired component and subcomponents down to primitive components















Demonstration





- Input file structure
- Output examples
- User guidance

https://youtu.be/_LZWHakxQ3Q