

MMCM200 Configuration

Component Namemmcm200

Clocking Options

Output Clocks

Port Renaming

MMCM Settings

Summary

Clock Monitor

☐ Enable Clock Monitoring

Primitive

☒ MMCM☐ PLL

Clocking Features

☒ Frequency Synthesis☐ Minimize Power

☒ Phase Alignment☐ Spread Spectrum

☐ Dynamic Reconfig☐ Dynamic Phase Shift

☐ Safe Clock Startup

Jitter Optimization

☒ Balanced☐ Minimize Output Jitter☐ Maximize Input Jitter Filtering

Dynamic Reconfig Interface Options

☒ ASL3b☐ CRP☐ Phase Duty Cycle Config☐ Write DRP registers

Input Clock Information

Input Clock	Port Name	Input Frequency(MHz)	Jitter Options	Input Jitter	Source
Primary	clk_in1	100.000	10.000 - 800.000	UI	Single ended clock capable p
Secondary	clk_in2	100.000	50.000 - 120.000	0.010	Single ended clock capable p

Component Namemmcm200

Clocking Options

Output Clocks

Port Renaming

MMCM Settings

Summary

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)	Phase (degrees)	Duty Cycle (%)	Drives	
Requested	Actual	Requested	Actual	Requested	Actual	
☒ clk_out1	clk_out1	200.000	0.000	50.000	50.0	BUFG
☐ clk_out2	clk_out2	100.000	N/A	50.000	N/A	BUFG
☐ clk_out3	clk_out3	100.000	N/A	50.000	N/A	BUFG
☐ clk_out4	clk_out4	100.000	N/A	50.000	N/A	BUFG
☐ clk_out5	clk_out5	100.000	N/A	50.000	N/A	BUFG
☐ clk_out6	clk_out6	100.000	N/A	50.000	N/A	BUFG
☐ clk_out7	clk_out7	100.000	N/A	50.000	N/A	BUFG

☐ USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number	Source	Signaling
clk_out1	1	☒ Automatic Control On-Chip	☒ Single-ended
clk_out2	1	☐ Automatic Control Off-Chip	☐ Differential
clk_out3	1	☐ User-Controlled On-Chip	
clk_out4	1	☐ User-Controlled Off-Chip	
clk_out5	1		
clk_out6	1		
clk_out7	1		

FC1b BRAM Configuration

Basic

Port A Options

Other Options

Summary

Interface Type

Native

☐ Generate address interface with 32 bits

Memory Type

Single Port RAM

☐ Common Clock

Basic

Port A Options

Other Options

Summary

Memory Size

Write Width

256

Range: 1 to 4608 (bits)

Read Width

256

Write Depth

8

Range: 2 to 524288

Read Depth

8

Operating Mode

Write First

Enable Port Type

Use ENA Pin

Port A Optional Output Registers

☒ Primitives Output Register☐ Core Output Register

☐ SoftECC Input Register☐ REGCEA Pin

FC1w BRAM Configuration

Basic	Port A Options	Other Options	Summary
Memory Size			
Write Width	64	X	Range: 1 to 4608 (bits)
Read Width	64	v	
Write Depth	6272	X	Range: 2 to 1048576
Read Depth	6272		
Operating Mode	Write First	Enable Port Type	Use ENA Pin

FC2b BRAM Configuration

Basic	Port A Options	Other Options	Summary
Memory Size			
Write Width	160	X	Range: 1 to 4608 (bits)
Read Width	160	v	
Write Depth	2	X	Range: 2 to 524288
Read Depth	2		
Operating Mode	Write First	Enable Port Type	Use ENA Pin

FC2w BRAM Configuration

Component Name fc2w			
Basic	Port A Options	Other Options	Summary
Memory Size			
Write Width	40	X	Range: 1 to 4608 (bits)
Read Width	40	v	
Write Depth	128	X	Range: 2 to 1048576
Read Depth	128		
Operating Mode	Write First	Enable Port Type	Use ENA Pin