
MMA8451Q

3-Axis, Digital Accelerometer


Description


- 1.95V to 3.6V
- Output Data Rates 1.56Hz to 800Hz
- I2C digital output interface
- Embedded Channels of motion detection
 - o Frefall or motion detection
 - o Pulse Detection
 - Jolt Detection
- High pass Filter
- 6uA to 165uA current consumption

Block Diagram



Pin Connection





(TOP VIEW) DIRECTION OF THE DETECTABLE ACCELERATIONS

Pin#	Pin Name	Description
1	VDDIO	Internal Power Supply (1.62V - 3.6V)
2	BYP	Bypass capacitor (0.1 μF)
3	DNC	Do not connect to anything, leave pin isolated and floating.
4	SCL	I ² C Serial Clock, open drain
5	GND	Connect to Ground
6	SDA	I ² C Serial Data
7	SA0	I ² C Least Significant Bit of the Device I ² C Address, I ² C 7-bit address = 0x1C (SA0=0), 0x1D (SA0=1).
8	NC	Internally not connected
9	INT2	Inertial Interrupt 2, output pin
10	GND	Connect to Ground
11	INT1	Inertial Interrupt 1, output pin
12	GND	Connect to Ground
13	NC	Internally not connected
14	VDD	Power Supply (1.95 V to 3.6 V)
15	NC	Internally not connected
16	NC	Internally not connected (can be GND or VDD)


Mechanical Characteristics

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit	
	FS[1:0] set to 00 2g Mode			±2			
Measurement Range ⁽¹⁾	FS[1:0] set to 01 4g Mode	FS FS		±4		g	
	FS[1:0] set to 10 8g Mode			±8			
	FS[1:0] set to 00 2g Mode			4096			
Sensitivity	FS[1:0] set to 01 4g Mode	So		2048		counts/g	
	FS[1:0] set to 10 8g Mode			1024			
Sensitivity Accuracy ⁽²⁾		Soa		±2.64		%	
	FS[1:0] set to 00 2g Mode						
Sensitivity Change vs. Temperature	FS[1:0] set to 01 4g Mode	TCS0	±C	±0.008		%/°C	
	FS[1:0] set to 10 8g Mode						
Zero-g Level Offset Accuracy ⁽³⁾	FS[1:0] 2g, 4g, 8g	TyOff		±17		mg	
Zero-g Level Offset Accuracy Post Board Mount ⁽⁴⁾	FS[1:0] 2g, 4g, 8g	TyOffPBM		±20		mg	
Zero-g Level Change vs. Temperature	-40°C to 85°C	TCOff		±0.15		mg/°C	
Self-Test Output Change ⁽⁵⁾ X Y Z	FS[1:0] set to 0 4g Mode	Vst		+181 +255 +1680		LSB	
ODR Accuracy 2 MHz Clock				±2		%	
Output Data Bandwidth		BW	ODR/3		ODR/2	Hz	
Output Noise	Normal Mode ODR = 400 Hz	Noise		126		μg/√Hz	
Output Noise Low Noise Mode ⁽¹⁾	Normal Mode ODR = 400 Hz	Noise		99		μg/√Hz	
Operating Temperature Range		Тор	-40		+85	°C	

Electrical Characteristics

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Supply Voltage		VDD ⁽¹⁾	1.95	2.5	3.6	V
Interface Supply Voltage		VDDIO(1)	1.62	1.8	3.6	V
	ODR = 1.56 Hz			6		
	ODR = 6.25 Hz	1		6		1
	ODR = 12.5 Hz	1		6		
Low Power Mode	ODR = 50 Hz	LIB		14		
Low Fower Mode	ODR = 100 Hz	I _{dd} LP		24		μA
	ODR = 200 Hz	1		44		1
	ODR = 400 Hz			85		1
	ODR = 800 Hz			165		
	ODR = 1.56 Hz			24		
	ODR = 6.25 Hz	1		24		1
	ODR = 12.5 Hz	1		24		1
Name of Made	ODR = 50 Hz	1.		24		1 .
Normal Mode	ODR = 100 Hz	I _{dd}		44		μA
	ODR = 200 Hz	1		85		
	ODR = 400 Hz	1		165		
	ODR = 800 Hz	1		165		
Current during Boot Sequence, 0.5 mSec max duration using recommended Bypass Cap	VDD = 2.5V	Idd Boot			1	mA
Value of Capacitor on BYP Pin	-40°C 85°C	Сар	75	100	470	nF
STANDBY Mode Current @25°C	VDD = 2.5V, VDDIO = 1.8V STANDBY Mode	I _{dd} Stby		1.8	5	μА
Digital High Level Input Voltage SCL, SDA, SA0		VIH	0.75*VDDIO			٧
Digital Low Level Input Voltage SCL, SDA, SA0		VIL			0.3*VDDIO	٧
High Level Output Voltage INT1, INT2	I _O = 500 μA	VOH	0.9*VDDIO			٧
Low Level Output Voltage INT1, INT2	I _O = 500 μA	VOL			0.1*VDDIO	٧
Low Level Output Voltage SDA	I _O = 500 μA	VOLS			0.1*VDDIO	٧
Power on Ramp Time			0.001		1000	ms
Boot time	Time from VDDIO on and VDD > VDD min until I ² C is ready for operation, Cbyp = 100 nF	Tbt		350	500	μs
Turn-on time	Time to obtain valid data from STANDBY mode to ACTIVE mode.	Ton1		2/0	DR + 1 ms	
Turn-on time	Time to obtain valid data from valid voltage applied.	Ton2		2/ODR + 2 ms		
Operating Temperature Range		Тор	-40		+85	°C
	-	-				

Schematic



Interrupt

INT_SOURCE System Interrupt Status Register

Bit 1	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SRC_A	LP SRC_FIFO	SRC_TRANS	SRC_LNDPRT	SRC_PULSE	SRC_FF_MT	_	SRC_DRDY

INT_SOURCE	Description
	Auto-SLEEP/WAKE interrupt status bit. Default value: 0.
	Logic '1' indicates that an interrupt event that can cause a WAKE to SLEEP or SLEEP to WAKE system mode transition
	has occurred.
	Logic '0' indicates that no WAKE to SLEEP or SLEEP to WAKE system mode transition interrupt event has occurred.
SRC_ASLP	WAKE to SLEEP transition occurs when no interrupt occurs for a time period that exceeds the user specified limit
	(ASLP_COUNT). This causes the system to transition to a user specified low ODR setting.
	SLEEP to WAKE transition occurs when the user specified interrupt event has woken the system; thus causing the
	system to transition to a user specified high ODR setting.
	Reading the SYSMOD register clears the SRC_ASLP bit.
	FIFO interrupt status bit. Default value: 0.
	Logic '1' indicates that a FIFO interrupt event such as an overflow event or watermark has occurred. Logic '0' indicates
SRC_FIFO	that no FIFO interrupt event has occurred.
51.0_1.11.0	FIFO interrupt event generators: FIFO Overflow, or (Watermark: F_CNT = F_WMRK) and the interrupt has been
	enabled.
	This bit is cleared by reading the F_STATUS register.
	Transient interrupt status bit. Default value: 0.
	Logic '1' indicates that an acceleration transient value greater than user specified threshold has occurred. Logic '0'
SRC_TRANS	indicates that no transient event has occurred.
	This bit is asserted whenever "EA" bit in the TRANS_SRC is asserted and the interrupt has been enabled. This bit is
	cleared by reading the TRANS_SRC register.
	Landscape/Portrait Orientation interrupt status bit. Default value: 0.
ODO INDEDIT	Logic '1' indicates that an interrupt was generated due to a change in the device orientation status. Logic '0' indicates
SRC_LNDPRT	that no change in orientation status was detected.
	This bit is asserted whenever "NEWLP" bit in the PL_STATUS is asserted and the interrupt has been enabled.
	This bit is cleared by reading the PL_STATUS register.
	Pulse interrupt status bit. Default value: 0.
enc pules	Logic '1' indicates that an interrupt was generated due to single and/or double pulse event. Logic '0' indicates that no
SRC_PULSE	pulse event was detected. This bit is asserted whenever "EA" bit in the DUI SE_SDC is asserted and the interrunt has been enabled.
	This bit is asserted whenever "EA" bit in the PULSE_SRC is asserted and the interrupt has been enabled. This bit is cleared by reading the PULSE_SRC register.
	Freefall/Motion interrupt status bit. Default value: 0.
	Logic '1' indicates that the Freefall/Motion function interrupt is active. Logic '0' indicates that no Freefall or Motion event
	was detected.
SRC_FF_MT	This bit is asserted whenever "EA" bit in the FF_MT_SRC register is asserted and the FF_MT interrupt has been
	enabled.
	This bit is cleared by reading the FF_MT_SRC register.
	Data Ready Interrupt bit status. Default value: 0.
	Logic '1' indicates that the X, Y, Z data ready interrupt is active indicating the presence of new data and/or data overrun.
SRC_DRDY	Otherwise if it is a logic '0' the X, Y, Z interrupt is not active.
5.15_5.151	This bit is asserted when the ZYXOW and/or ZYXDR is set and the interrupt has been enabled.
	This bit is cleared by reading the X, Y, and Z data.
	The state of the s

Transient (HPF) Acceleration Detection

The transient detection mechanism can be configured to raise an interrupt when the magnitude of the high-pass filtered acceleration threshold is exceeded. The TRANSIENT_CFG register is used to enable the transient interrupt generation mechanism for the three axes (X, Y, Z) of acceleration. There is also an option to bypass the high-pass filter. When the high-pass filter is bypassed, the function behaves similar to the motion detection.

Transient CFG Register

Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
	— — ELE ZTEFE YTEFE XTEFE HPF							
	Transient event flags are latched into the TRANSIENT_SRC register. Reading of the TRANSIENT_SRC register clears the event							
ELE	flag. Default value: 0.							
	0: Event flag latch dis	sabled; 1: Event fl	ag latch enabled					
ZTEFE	Event flag enable on	Z transient accele	ration greater tha	n transient thresho	old event. Default	value: 0.		
ZIEFE	0: Event detection dis	sabled; 1: Raise e	vent flag on meas	ured acceleration	delta value greate	er than transient th	reshold.	
YTEFE	Event flag enable on	Y transient accele	eration greater tha	n transient thresho	old event. Default	value: 0.		
TIEFE	0: Event detection dis	sabled; 1: Raise e	vent flag on meas	ured acceleration	delta value greate	er than transient th	reshold.	
XTEFE	Event flag enable on	X transient accele	eration greater tha	n transient thresho	old event. Default	value: 0.		
XIEFE	0: Event detection dis	sabled; 1: Raise e	vent flag on meas	ured acceleration	delta value greate	er than transient th	reshold.	
	Bypass High-Pass filter Default value: 0.							
HPF_BYP	0: Data to transient acceleration detection block is through HPF 1: Data to transient acceleration detection block is NOT through							
	HPF (similar to motio	n detection function	on)					

TRANSIENT_SRC Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	EA	ZTRANSE	Z_Trans_Pol	YTRANSE	Y_Trans_Pol	XTRANSE	X_Trans_Pol
FA	Event Active	Flag. Default valu	ue: 0.				

EA	Event Active Flag. Default value: 0.
LA	0: no event flag has been asserted; 1: one or more event flag has been asserted.
ZTRANSE	Z transient event. Default value: 0.
ZINANSE	0: no interrupt, 1: Z Transient acceleration greater than the value of TRANSIENT_THS event has occurred
Z Trans Pol	Polarity of Z Transient Event that triggered interrupt. Default value: 0.
Z_Halls_Ful	0: Z event was Positive g, 1: Z event was Negative g
YTRANSE	Y transient event. Default value: 0.
TINANSE	0: no interrupt, 1: Y Transient acceleration greater than the value of TRANSIENT_THS event has occurred
Y Trans Pol	Polarity of Y Transient Event that triggered interrupt. Default value: 0.
I_Halls_For	0: Y event was Positive g, 1: Y event was Negative g
XTRANSE	X transient event. Default value: 0.
ATTANSE	0: no interrupt, 1: X Transient acceleration greater than the value of TRANSIENT_THS event has occurred
X Trans Pol	Polarity of X Transient Event that triggered interrupt. Default value: 0.
A_Halls_F0I	0: X event was Positive g, 1: X event was Negative g

TRANSIENT THS Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
DBCNTM	THS6	THS5	THS4	THS3	THS2	THS1	THS0		
DBCNTM	DBCNTM Debounce counter mode selection. Default value: 0. 0: increments or decrements debounce; 1: increments or clears counter.								
THS[6:0]	Transient Thresh	ransient Threshold: Default value: 000_0000.							

The threshold THS[6:0] is a 7-bit unsigned number, 0.063g/LSB. The maximum threshold is 8g. Even if the part is set to full scale at 2g or 4g this function will still operate up to 8g. If the Low Noise bit is set in Register 0x2A, the maximum threshold to be reached is 4g.

Single, Double and Directional Tap Detection Registers

PULSE_CFG Pulse Configuration Register

Bit 7	7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
DPA	ELE ZDPEFE ZSPEFE YDPEFE YSPEFE XDPEFE XSPEFE									
	Double Pulse Abort. Default value: 0.									
554	0: Double Pulse detec	tion is not aborted i	f the start of a pulse	e is detected during	the time period sp	ecified by the PULS	SE_LTCY register.			
DPA	1: Setting the DPA bit	momentarily suspe	ends the double tap	detection if the sta	art of a pulse is dete	ected during the tim	ne period specified			
	by the PULSE_LTCY	register and the p	ulse ends before t	he end of the time	period specified b	y the PULSE_LTC	CY register.			
	Pulse event flags are	latched into the P	ULSE_SRC regist	er. Reading of the	PULSE_SRC reg	ister clears the eve	ent flag.			
ELE	Default value: 0.									
	0: Event flag latch dis	abled; 1: Event fla	g latch enabled							
ZDPEFE	Event flag enable on	double pulse even	t on Z-axis. Defau	ılt value: 0.						
ZUPEFE	0: Event detection dis	abled; 1: Event de	etection enabled							
ZSPEFE	Event flag enable on	single pulse event	on Z-axis. Defaul	t value: 0.						
231 L1 L	0: Event detection dis	abled; 1: Event de	etection enabled							
YDPEFE	Event flag enable on	double pulse even	t on Y-axis. Defau	ılt value: 0.						
IDILIL	0: Event detection dis	abled; 1: Event de	etection enabled							
YSPEFE	Event flag enable on	single pulse event	on Y-axis. Defaul	t value: 0.						
ISILIL	0: Event detection dis	abled; 1: Event de	etection enabled							
XDPEFE	Event flag enable on	double pulse even	t on X-axis. Defau	ılt value: 0.						
ADI LI L	0: Event detection disabled; 1: Event detection enabled									
XSPEFE	Event flag enable on	single pulse event	on X-axis. Defaul	t value: 0.						
AGI LI L	0: Event detection disabled; 1: Event detection enabled									

PULSE SRC Pulse Source Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
EA	AxZ	AxY	AxX	DPE	PolZ	PolY	PolX		
EA		ag. Default value: has been genera		re interrupt events	have been gener	ated)			
AxZ		Z-axis event. Default value: 0. (0: No interrupt; 1: Z-axis event has occurred)							
AxY		efault value: 0. ; 1: Y-axis event l	nas occurred)						
AxX	X-axis event. D (0: No interrupt	efault value: 0. ; 1: X-axis event l	nas occurred)						
DPE		n first event. Defa e Event triggered		le Pulse Event trig	gered interrupt)				
PolZ		of Z-axis Event. Do t that triggered int		e; 1: Pulse Event	that triggered inter	rupt was negative)		
PolY		Pulse polarity of Y-axis Event. Default value: 0. (0: Pulse Event that triggered interrupt was Positive; 1: Pulse Event that triggered interrupt was negative)							
PolX		Pulse polarity of X-axis Event. Default value: 0. (0: Pulse Event that triggered interrupt was Positive; 1: Pulse Event that triggered interrupt was negative)							

PULSE_THSX, Y, Z Pulse Threshold for X, Y & Z Registers

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	THSX6	THSX5	THSX4	THSX3	THSX2	THSX1	THSX0
THSX[6:0] Pulse Th	reshold on X-axis	. Default value: 00	0_000.			

The threshold values range from 1 to 127 with steps of 0.063g/LSB at a fixed 8g acceleration range, thus the minimum resolution is always fixed at 0.063g/LSB. If the Low Noise bit in Register 0x2A is set then the maximum threshold will be 4g. The PULSE_THSX, PULSE_THSY and PULSE_THSZ registers define the threshold which is used by the system to start the pulse detection procedure. The threshold value is expressed over 7-bits as an unsigned number.

PULSE_TMLT Pulse Time Window 1 Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMLT7	TMLT6	TMLT5	TMLT4	TMLT3	TMLT2	TMLT1	TMLT0

The bits TMLT7 through TMLT0 define the maximum time interval that can elapse between the start of the acceleration on the selected axis exceeding the specified threshold and the end when the acceleration on the selected axis must go below the specified threshold to be considered a valid pulse.

Min times:

	Max Time	Range (s)		Time Step (ms)				
Normal	LPLN	HighRes	LP	Normal	LPLN	HighRes	LP	
0.319	0.319	0.319	0.319	1.25	1.25	1.25	1.25	
0.638	0.638	0.638	0.638	2.5	2.5	2.5	2.5	
1.28	1.28	0.638	1.28	5	5	2.5	5	
2.55	2.55	0.638	2.55	10	10	2.5	10	
5.1	5.1	0.638	5.1	20	20	2.5	20	
5.1	20.4	0.638	20.4	20	80	2.5	80	
5.1	20.4	0.638	40.8	20	80	2.5	160	
5.1	20.4	0.638	40.8	20	80	2.5	160	
	0.319 0.638 1.28 2.55 5.1 5.1	Normal LPLN 0.319 0.319 0.638 0.638 1.28 1.28 2.55 2.55 5.1 5.1 5.1 20.4 5.1 20.4	0.319 0.319 0.319 0.638 0.638 0.638 1.28 1.28 0.638 2.55 2.55 0.638 5.1 5.1 0.638 5.1 20.4 0.638 5.1 20.4 0.638	Normal LPLN HighRes LP 0.319 0.319 0.319 0.319 0.638 0.638 0.638 0.638 1.28 1.28 0.638 1.28 2.55 2.55 0.638 2.55 5.1 5.1 0.638 5.1 5.1 20.4 0.638 20.4 5.1 20.4 0.638 40.8	Normal LPLN HighRes LP Normal 0.319 0.319 0.319 0.319 1.25 0.638 0.638 0.638 2.5 1.28 1.28 0.638 1.28 5 2.55 2.55 0.638 2.55 10 5.1 5.1 0.638 5.1 20 5.1 20.4 0.638 20.4 20 5.1 20.4 0.638 40.8 20	Normal LPLN HighRes LP Normal LPLN 0.319 0.319 0.319 1.25 1.25 0.638 0.638 0.638 2.5 2.5 1.28 1.28 0.638 1.28 5 5 2.55 2.55 0.638 2.55 10 10 5.1 5.1 0.638 5.1 20 20 5.1 20.4 0.638 20.4 20 80 5.1 20.4 0.638 40.8 20 80	Normal LPLN HighRes LP Normal LPLN HighRes 0.319 0.319 0.319 1.25 1.25 1.25 0.638 0.638 0.638 2.5 2.5 2.5 1.28 1.28 0.638 1.28 5 5 2.5 2.55 2.55 0.638 2.55 10 10 2.5 5.1 5.1 0.638 5.1 20 20 2.5 5.1 20.4 0.638 20.4 20 80 2.5 5.1 20.4 0.638 40.8 20 80 2.5	