

Component

```
graph BT; AndGate --> Gate; Gate --> Component
```

Gate

AndGate