




	1	2	3	4																		
A	<div>FPGA [2]-FPGA.SchDoc</div> <div></div>	<div>CPLD [3]-CPLD.SchDoc</div> <div></div>	<div>USB [4]-USB.SchDoc</div> <div></div>	<div>BeagleBlack Connectors [5]-BeagleBlack Connectors.SchDoc</div> <div></div>	<div>PMOD Connectors [6]-PMOD Connectors.SchDoc</div> <div></div>	<div>FPGA-Power [7]-FPGA-Power.SchDoc</div> <div></div>	A															
B							B															
C							C															
D						<div>SPI_Memory [8]-SPI_Memory.SchDoc</div> <div></div>	<div>Power Supply [9]-Power Supply.SchDoc</div> <div></div>	<div>CPLD-Power [10]-CPLD-Power.SchDoc</div> <div></div>	<div>JTAG [11]-JTAG.SchDoc</div> <div></div>	<div>Configuration EEPROM [12]-Configuration EEPROM.SchDoc</div> <div></div>	<table><tr><td colspan="2">Project: Beagle-DGX</td></tr><tr><td>Title: [1]-Beagle-DGX Top.SchDoc</td><td>Variant: [No Variations]</td></tr><tr><td>Engineer: Sergej Bakhmach</td><td>Revision: 1</td></tr><tr><td>Size: A4</td><td>Sheet: 1 of 12</td></tr><tr><td colspan="2">Company: Those Boards</td></tr></table> <div>tb</div>	Project: Beagle-DGX		Title: [1]-Beagle-DGX Top.SchDoc	Variant: [No Variations]	Engineer: Sergej Bakhmach	Revision: 1	Size: A4	Sheet: 1 of 12	Company: Those Boards		D
Project: Beagle-DGX																						
Title: [1]-Beagle-DGX Top.SchDoc	Variant: [No Variations]																					
Engineer: Sergej Bakhmach	Revision: 1																					
Size: A4	Sheet: 1 of 12																					
Company: Those Boards																						
	1	2	3	4																		




XC6SLX9-2TQG144C







XC6SLX9-2TQG144C



XC6SLX9-2TQG144C



XC6SLX9-2TQG144C



Project: Beagle-DGX


Title: [2]-FPGA.SchDoc

Variant: [No Variations]


Revision: 1

Sheet: 2 of 12


tb




XC95144XL-10TQG100C





XC95144XL-10TQG100C




XC95144XL-10TQG100C




XC95144XL-10TQG100C




XC95144XL-10TQG100C





XC95144XL-10TQG100C



XC95144XL-10TQG100C



XC95144XL-10TQG100C



Project: Beagle-DGX


Title: [3]-CPLD.SchDoc





Variant: [No Variations]

Revision: 1

Sheet: 3 of 12

tb





A

B

C






D

A

B

C

D



Project: **Beagle-DGX**



Title: **[7]-FPGA-Power.SchDoc**








Variant: **[No Variations]**

Revision: 1

Sheet: 7 of 12

tb





Project: **Beagle-DGX**





Title: **[9]-Power Supply.SchDoc**








Variant: **[No Variations]**

Revision: 1

Sheet: 9 of 12

tb





Project: **Beagle-DGX**



Title: [11]-JTAG.SchDoc

Variant: [No Variations]

Revision: 1

Sheet: 11 of 12

tb



Project: Beagle-DGX		
Title: [12]-Configuration EEPROM.SchDoc	Revision: 1	tb
Variant: [No Variations]	Sheet: 12 of 12	