



	1	2	3	4			
A	<div>FPGA [2]-FPGA.SchDoc</div> <div></div>	<div>CPLD [3]-CPLD.SchDoc</div> <div></div>	<div>USB [4]-USB.SchDoc</div> <div></div>	<div>BeagleBlack Connectors [5]-BeagleBlack Connectors.SchDoc</div> <div></div>	<div>PMOD Connectors [6]-PMOD Connectors.SchDoc</div> <div></div>	<div>FPGA-Power [7]-FPGA-Power.SchDoc</div> <div></div>	A
	<div>SPI_Memory [8]-SPI_Memory.SchDoc</div> <div></div>						
B	<div>[9]-Power Supply [9]-Power Supply.SchDoc</div> <div></div>						B
	<div>[10]-CPLD-Power [10]-CPLD-Power.SchDoc</div> <div></div>						
C							C
D						<div><div><div>Project: Beagle-DGX-XC6</div><div><div>Title: [1]-Beagle-DGX-XC6 Top.SchDoc</div><div>Variant: [No Variations]</div></div><div><div>Engineer: Sergej Bakhmach</div><div>Revision: 1</div></div><div><div>Size: A4</div><div>Sheet: 1 of 10</div></div><div>Company: Those Boards</div></div><div><div>tb</div></div></div> <td>D</td>	D
	1	2	3	4			

U7A




XC6SLX9-2TQG144C

U7B




XC6SLX9-2TQG144C

U7C




XC6SLX9-2TQG144C



U7D



XC6SLX9-2TQG144C



1. - release U7 pin 72. route XS10 pin 3 (page 6 PMOD connectors) into U7 pin 38
2. - swap signal wires between U7 pin 70 and U7 pin 59

Project: **Beagle-DGX-XC6**Title: **[2]-FPGA.SchDoc**Variant:
[No Variations]Engineer: **Sergej Bakhmach**Revision: **1**Size: **A4**Sheet: **2 of 10**Company: **Those Boards**










tb

A


B

C





D



3. - release U9 pin 9. apply jumper between U9 pin 9 and U7 pin 106 (page 7 - FPGA power)
4. - release U9 pin 10. apply jumper between U9 pin 10 and U9 pin 83
5. - release U9 pin 46. apply jumper between U9 pin 46 and U9 pin 45



Jumper Green



Project: **Beagle-DGX-XC6**

Title: **[3]-CPLD.SchDoc**

Engineer: **Sergej Bakhmach**

Revision: **1**


Size: **A4**

Sheet: **3 of 10**

Company: **Those Boards**

Variant:
[No Variations]

tb



A

B

C





D

A


B

C






D




1. - see rework manual on page 2 - FPGA

Project: Beagle-DGX-XC6		
Title: [6]-PMOD Connectors.SchDoc		Variant: [No Variations]
Engineer: Sergej Bakhmach	Revision: 1	
Size: A4	Sheet: 6 of 10	
Company: Those Boards		





3. - see rework manual on page 2 - FPGA

Project: Beagle-DGX-XC6		
Title: [7]-FPGA-Power.SchDoc		Variant: [No Variations]
Engineer: Sergej Bakhmach	Revision: 1	
Size: A4	Sheet: 7 of 10	
Company: Those Boards		

A

B

C







D

A

B

C

D



Project: **Beagle-DGX-XC6**

Title: **[9]-Power Supply.SchDoc**

Engineer: Sergej Bakhmach

Revision: 1





Size: A4

Sheet: 9 of 10

Company: **Those Boards**

Variant:
[No Variations]

tb



Project: Beagle-DGX-XC6		
Title: [10]-CPLD-Power.SchDoc		Variant: [No Variations]
Engineer: Sergej Bakhmach	Revision: 1	tb
Size: A4	Sheet: 10 of 10	
Company: Those Boards		