

# 65C02 INSTRUCTIONS

<b>Modes</b>  Implied Accumulator Immediate # $s_{12}$ ZeroPage $s_{12}$ ZeroPage,X $s_{12},X$ ZeroPage,Y $s_{12},Y$ Absolute $s_{1234}$ Absolute,X $s_{1234},X$ Absolute,Y $s_{1234},Y$ Relative LABEL Ind, zp X $(s_{12},X)$ Ind, abs X $(s_{1234},X)$ Ind, zp Y $(s_{12},Y)$ Ind, zp $(s_{12})$ Ind, abs $(s_{1234})$	<b>SED</b> NUBDIZC SEt Decimal Ip2	<b>TRB</b> NUBDIZC Test and Reset Bits Z5 Ab6	<b>BPL</b> NUBDIZC Branch on PLus R2	<b>TVA</b> NUBDIZC Transfer Y to A Ip2
	<b>SEI</b> NUBDIZC SEt Interrupt Ip2	<b>TSB</b> NUBDIZC Test and Set Bits Z5 Ab6	<b>BBR&lt;0-7&gt;</b> NUBDIZC Branch on Bit Reset R2	<b>Calc</b>
<b>Load &amp; Store</b>  <b>LDA</b> NUBDIZC Load Accumulator Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5	<b>ASL</b> NUBDIZC Arithmetic Shift Left Ac2 Z5 Zx6 Ab6 Ax7+	<b>RMB</b> NUBDIZC Reset Memory Bit Z5 Ab6	<b>BBS&lt;0-7&gt;</b> NUBDIZC Branch on Bit Set R2	<b>INA</b> NUBDIZC INcrement Accumulator Ac2
	<b>LDX</b> NUBDIZC Load X register Im2 Z3 Zy4 Ab4 Ay4+	<b>LSR</b> NUBDIZC Logical Shift Right Ac2 Z5 Zx6 Ab6 Ax7+	<b>SMB</b> NUBDIZC Set Memory Bit Z5 Ab6	<b>Stack</b>
<b>LDY</b> NUBDIZC Load Y register Im2 Z3 Zy4 Ab4 Ay4+	<b>ROL</b> NUBDIZC Rotate Left Ac2 Z5 Zx6 Ab6 Ax7+	<b>JMP</b> NUBDIZC Jump Ab3 Ia5+ IAx6+	<b>PHA</b> NUBDIZC Push Accumulator Ip3	<b>INX</b> NUBDIZC INcrement X Ip2
<b>STX</b> NUBDIZC Store X register Im2 Z3 Zy4 Ab4 Ay4+	<b>ROR</b> NUBDIZC Rotate Right Ac2 Z5 Zx6 Ab6 Ax7+	<b>JSR</b> NUBDIZC Jump to SubRoutine Ab6	<b>PHX</b> NUBDIZC Push X register Ip3	<b>INY</b> NUBDIZC INcrement Y Ip2
<b>STY</b> NUBDIZC Store Y register Im2 Z3 Zy4 Ab4 Ay4+	<b>AND</b> NUBDIZC bitwise AND with accumulator Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5	<b>RTS</b> NUBDIZC ReTurn from Subroutine Ip6	<b>PHY</b> NUBDIZC Push Y register Ip3	<b>DEA</b> NUBDIZC DEcrement Accumulator Ac2
<b>STZ</b> NUBDIZC Store Zero Z3 Zx4 Ab4 Ax5+	<b>ORA</b> NUBDIZC bitwise OR with accumulator Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5	<b>RTI</b> NUBDIZC ReTurn from Interrupt Ip6	<b>PHP</b> NUBDIZC Push Processor status Ip3	<b>DEX</b> NUBDIZC DEcrement X Ip2
<b>CLC</b> NUBDIZC Clear Carry Ip2	<b>EOR</b> NUBDIZC bitwise Exclusive OR Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5	<b>BRA</b> NUBDIZC BRanch Always R3	<b>PLA</b> NUBDIZC Pull Accumulator Ip4	<b>DEV</b> NUBDIZC DEcrement Y Ip2
<b>CLD</b> NUBDIZC Clear Decimal Ip2	<b>BIT</b> NUBDIZC test BITS Im2 Z3 Zx4 Ab4 Ax4+	<b>BEQ</b> NUBDIZC Branch on Equal R2	<b>PLP</b> NUBDIZC Pull Processor status Ip4	<b>INC</b> NUBDIZC INcrement memory Z5 Zx6 Ab6 Ax7+
<b>CLI</b> NUBDIZC Clear Interrupt Ip2	<b>CMP</b> NUBDIZC CoMPare accumulator Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5	<b>BNE</b> NUBDIZC Branch on Not Equal R2	<b>PLX</b> NUBDIZC Pull X register Ip4	<b>DEC</b> NUBDIZC DEcrement memory Z5 Zx6 Ab6 Ax7+
<b>CLU</b> NUBDIZC Clear oVerflow Ip2	<b>CPX</b> NUBDIZC CompAre X register Im2 Z3 Ab4	<b>BCC</b> NUBDIZC Branch on Carry Clear R2	<b>PLY</b> NUBDIZC Pull Y register Ip4	<b>ADC</b> NUBDIZC ADD with Carry Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5
<b>SEC</b> NUBDIZC SEt Carry Ip2	<b>CPY</b> NUBDIZC CompAre Y register Im2 Z3 Ab4	<b>BCS</b> NUBDIZC Branch on Carry Set R2	<b>TXS</b> NUBDIZC Transfer X to Stack Ip2	<b>SBC</b> NUBDIZC SuBtract with Carry Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5
		<b>BVC</b> NUBDIZC Branch on oVerflow Clear R2	<b>Transfer</b>	<b>Misc</b>
		<b>BVS</b> NUBDIZC Branch on oVerflow Set R2	<b>TAX</b> NUBDIZC Transfer A to X Ip2	<b>BRK</b> NUBDIZC BReak Ip7
		<b>BMI</b> NUBDIZC Branch on MINus R2	<b>TAY</b> NUBDIZC Transfer A to Y Ip2	<b>NOP</b> NUBDIZC No OPeration Ip2
			<b>TXA</b> NUBDIZC Transfer X to A Ip2	