

65C02 INSTRUCTIONS

Modes		LSR		NUBDIZC		BEQ		NUBDIZC		Transfer	
Ip	Implied	Logical Shift Right		Branch on Equal		TAX		NUBDIZC		Transfer A to X	
Ac	Accumulator	Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		R ²		Transfer A to X		Ip ²			
Im	Immediate	ROL		NUBDIZC		BNE		NUBDIZC		TAY	
Z	ZeroPage	ROtate Left		Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		Branch on Not Equal		R ²		Transfer A to Y	
Zx	ZeroPage,X	ROR		NUBDIZC		BCC		NUBDIZC		Ip ²	
Zy	ZeroPage,Y	ROtate Right		Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		Branch on Carry Clear		R ²		TXA	
Ab	Absolute	AND		NUBDIZC		BCS		NUBDIZC		Transfer X to A	
Ax	Absolute,X	bitwise AND with accumulator		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Branch on Carry Set		R ²		Ip ²	
Ay	Absolute,Y	Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		BUC		NUBDIZC		TYA	
R	Relative	ORA		NUBDIZC		Branch on oVerflow Clear		R ²		Transfer Y to A	
Ix	Ind, zp X	bitwise OR with Accumulator		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		BUS		NUBDIZC		Ip ²	
IaX	Ind, abs X	Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		Branch on oVerflow Set		R ²		Calc	
Iy	Ind, zp Y	EOR		NUBDIZC		BMI		NUBDIZC		INA	
Iz	Ind, zp	bitwise Exclusive OR		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Branch on MInus		R ²		INcrement Accumulator	
Ia	Ind, abs	Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		BPL		NUBDIZC		Ac ²	
		BIT		NUBDIZC		Branch on PLus		R ²		INX	
		test BITs		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		BBR<0-7>		NUBDIZC		INcrement X	
		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Cmp		Branch on Bit Reset		R ²		Ip ²	
		CMP		NUBDIZC		BBS<0-7>		NUBDIZC		INY	
		CoMPare accumulator		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Branch on Bit Set		R ²		INcrement Y	
		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		PHA		NUBDIZC		Ip ²	
		CPX		NUBDIZC		Push Accumulator		Ip ³		INC	
		CoMPare X register		Im ² Z ³ Ab ⁴		PHX		NUBDIZC		INCrement memory	
		Im ² Z ³ Ab ⁴		CPY		Push X register		Ip ³		Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺	
		CoMPare Y register		Im ² Z ³ Ab ⁴		PHY		NUBDIZC		DEC	
		Im ² Z ³ Ab ⁴		TRB		Push Y register		Ip ³		DEcrement memory	
		Test and Reset Bits		Z ⁵ Ab ⁶		PHP		NUBDIZC		Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺	
		Z ⁵ Ab ⁶		TSB		Push Processor status		Ip ³		ADD	
		TSB		NUBDIZC		Pull Accumulator		Ip ⁴		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺	
		Test and Set Bits		Z ⁵ Ab ⁶		PLP		NUBDIZC		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵	
		Z ⁵ Ab ⁶		RMB		Pull Processor status		Ip ⁴		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺	
		Reset Memory Bit		Z ⁵ Ab ⁶		PLX		NUBDIZC		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵	
		SMB		NUBDIZC		Pull X register		Ip ⁴		SBC	
		Set Memory Bit		Z ⁵ Ab ⁶		PLY		NUBDIZC		SuBtract with Carry	
		Flow		JMP		Pull Y register		Ip ⁴		Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺	
		JuMP		Ab ³ Ia ⁵⁺ IaX ⁶⁺		TXS		NUBDIZC		Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵	
		JSR		NUBDIZC		Transfer X to Stack		Ip ²		STP	
		Jump to SubRoutine		Ab ⁶		SToP		Ip ³			
		ReTurn from Subroutine		Ip ⁶		WAI		NUBDIZC		Wait for Interrupt	
		RTI		NUBDIZC				Ip ³			
		ReTurn from Interrupt		Ip ⁶							
		Bits		ASL							
		Arithmetic Shift Left		Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺							
		Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		BRA							
		Branch Always		R ³							