

# 6502 INSTRUCTIONS

Modes	BEQ	JSR	SBC
<b>Modes</b>	Branch on <b>E</b> qual	Jump to SubRoutine	Subtract with Carry
Ip Implied	Lb 2+	Ab 6	Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+
Ac Accumulator	<b>BRK</b> NUBDIZC	<b>LDA</b> NUBDIZC	<b>STA</b> NUBDIZC
Lb Label LABEL	BReak	LoAd Accumulator	STore Accumulator
Im Immediate #12	Ip 7	Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Z 3 Zx 4 Ab 4 Ax 5 Ay 5 Ix 6 Iy 6
Z Zero Page \$12	<b>CMP</b> NUBDIZC	<b>LDX</b> NUBDIZC	<b>TXS</b> NUBDIZC
Zx Zero Page,X \$12,X	CoMPare accumulator	LoAd X register	Transfer X to Stack
Zy Zero Page,Y \$12,Y	Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Im 2 Z 3 Zy 4 Ab 4 Ay 4+	Ip 2
Ab Absolute \$1234	<b>CPX</b> NUBDIZC	<b>LDY</b> NUBDIZC	<b>INC</b> NUBDIZC
Ax Absolute,X \$1234,X	ComPare X register	LoAd Y register	INCrement memory
Ay Absolute,Y \$1234,Y	Im 2 Z 3 Ab 4	Im 2 Z 3 Zx 4 Ab 4 Ax 4+	Z 5 Zx 6 Ab 6 Ax 7
In Indirect (\$1234)	<b>CPY</b> NUBDIZC	<b>LSR</b> NUBDIZC	<b>TAY</b> NUBDIZC
Ix Indirect,X (\$12,X)	ComPare Y register	Logical Shift Right	Transfer A to Y
Iy Indirect,Y (\$12,Y)	Im 2 Z 3 Ab 4	A 2 Z 5 Zx 6 Ab 6 Ax 7	Ip 2
<b>ADC</b> NUBDIZC	<b>DEC</b> NUBDIZC	<b>NOP</b> NUBDIZC	<b>TYA</b> NUBDIZC
ADD with Carry	DECrement memory	No OPeration	Transfer Y to A
Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Z 5 Zx 6 Ab 6 Ax 7	Ip 2	Ip 2
<b>AND</b> NUBDIZC	<b>EOR</b> NUBDIZC	<b>ORA</b> NUBDIZC	<b>DEV</b> NUBDIZC
bitwise AND with accumulator	bitwise Exclusive OR	bitwise OR with Accumulator	DEcrement Y
Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	Ip 2
<b>ASL</b> NUBDIZC	<b>CLC</b> NUBDIZC	<b>TAX</b> NUBDIZC	<b>INV</b> NUBDIZC
Arithmetic Shift Left	CLear Carry	Transfer A to X	INcrement Y
A 2 Z 5 Zx 6 Ab 6 Ax 7	Ip 2	Ip 2	Ip 2
<b>BIT</b> NUBDIZC	<b>SEC</b> NUBDIZC	<b>TXA</b> NUBDIZC	<b>TSX</b> NUBDIZC
test BITs	SEt Carry	Transfer X to A	Transfer Stack to X
Z 3 Ab 4	Ip 2	Ip 2	Ip 2
<b>BPL</b> NUBDIZC	<b>CLI</b> NUBDIZC	<b>DEX</b> NUBDIZC	<b>PHA</b> NUBDIZC
Branch on PPlus	CLear Interrupt	DEcrement X	Push Accumulator
Lb 2+	Ip 2	Ip 2	Ip 3
<b>BMI</b> NUBDIZC	<b>SEI</b> NUBDIZC	<b>INX</b> NUBDIZC	<b>PLA</b> NUBDIZC
Branch on MInus	SEt Interrupt	INcrement X	PopL Accumulator
Lb 2+	Ip 2	Ip 2	Ip 4
<b>BUC</b> NUBDIZC	<b>CLU</b> NUBDIZC	<b>ROL</b> NUBDIZC	<b>PHP</b> NUBDIZC
Branch on oVerflow Clear	CLear oVerflow	ROtate Left	Push Processor status
Lb 2+	Ip 2	A 2 Z 5 Zx 6 Ab 6 Ax 7	Ip 3
<b>BUS</b> NUBDIZC	<b>GLD</b> NUBDIZC	<b>ROR</b> NUBDIZC	<b>PLP</b> NUBDIZC
Branch on oVerflow Set	CLear Decimal	ROtate Right	PopL Processor status
Lb 2+	Ip 2	A 2 Z 5 Zx 6 Ab 6 Ax 7	Ip 4
<b>BCC</b> NUBDIZC	<b>SED</b> NUBDIZC	<b>RTI</b> NUBDIZC	<b>STX</b> NUBDIZC
Branch on Carry Clear	SEt Decimal	ReTurn from Interrupt	STore X register
Lb 2+	Ip 2	Ip 6	Z 3 Zy 4 Ab 4
<b>BCS</b> NUBDIZC	<b>JMP</b> NUBDIZC	<b>RTS</b> NUBDIZC	<b>STY</b> NUBDIZC
Branch on Carry Set	JuMP	ReTurn from Subroutine	STore Y register
Lb 2+	Ab 3 In 5	Ip 6	Z 3 Zx 4 Ab 4