## 6502 INSTRUCTIONS

Modes	BEO NVBDIZC	ISR NVBDIZC	SEC NUBDIZC
Modes	Branch on EQual	Jump to SubRoutine	SuBtract with Carry
Ac Accumulator	Lb <sup>2+</sup>	Ab6	Im2 Z3 Zx4 Ab4 Ax4+
Lb Label LABEL	ERK NVBDIZC	TOTAL NUBDIZC	Ay4+ Ix6 Iy5+ "
Im Immediate #\$12	BReaK	LoaD Accumulator	STA NUBDIZC
Z Zero Page \$12 Zx Zero Page,X \$12,X	Im7	IM2 Z3 Zx4 Ab4 Ax4+	STore Accumulator
Zy Zero Page,Y \$12,Y		Au4+ Ix6 Iu5+	Z3 Zx4 Ab4 Ax5 Au5
Ab Absolute \$1234 Ax Absolute,X \$1234,X	EMP NVBDIZC	DX NVBDIZC	I×e I <sup>A</sup> e
Ay Absolute, Y \$1234, Y	CoMPare accumulator	LoaD X register	TXS NUBDIZC
In Indirect (\$1234) Ix Indirect.X (\$12.X)	IM2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5+	IM2 Z3 Zy4 Ab4 Ay4+	Transfer X to Stack
Ix Indirect,X (\$12,X)  Iy Indirect,Y (\$12),Y	Ay 1 Ixo Iyo		
	CPX NVBDIZC	LOW MVBDIZC LoaD Y register	- MIDDITO
ADC NVBDIZC	COMI al e H l'egistel	Im2 Z3 Zx4 Ab4 Ax4+	INCrement memory
ADD with Carry	IM2 Z3 Ab4		Z <sup>5</sup> Zx <sup>6</sup> Ab <sup>6</sup> Ax <sup>7</sup>
Im <sup>2</sup> Z <sup>3</sup> Zx <sup>4</sup> Ab <sup>4</sup> Ax <sup>4+</sup> Ay <sup>4+</sup> Ix <sup>6</sup> Iy <sup>5+</sup>	CPLV NUBDIZC		
	ComPare Y register	Logical Shift Right	TAY NVBDIZC
AND NVBDIZC	I <sub>M</sub> 2 <sub>Z</sub> 3 <sub>Ab</sub> 4	<sub>A</sub> 2 <sub>Z</sub> 5 <sub>Zx</sub> 6 <sub>Ab</sub> 6 <sub>Ax</sub> 7	Transfer A to Y
bitwise AND with accumulator	DEM NVBDIZC	NOP NVBDIZC	
IM2 Z3 Zx4 Ab4 Ax4+	DECrement memory	No OPeration	TYA NVBDIZC
Ay4+ Ix6 Iy5+	Z5 Zx6 Ab6 Ax7	Im <sup>2</sup>	Transfer Y to A
ASL NVBDIZC		ORA NVBDIZC	Im <sup>2</sup>
Arithmetic Shift Left	EOR NVBDIZC	bitwize OR with Accumulator	DEV NUBDIZC
A2 Z5 Zx6 Ab6 Ax7	bitwise Exclusive OR	Im2 Z3 Zx4 Ab4 Ax4+	DEcrement Y
	I <sub>M</sub> 2 Z <sup>3</sup> Zx <sup>4</sup> Ab <sup>4</sup> Ax <sup>4+</sup> Ay <sup>4+</sup> Ix <sup>6</sup> Iy <sup>5+</sup>	Ay4+ Ix6 Iy5+	Im <sup>2</sup>
BIT NVBDIZC		EZTE MUDDIZC	MUDDIZC
z3 Ab4	CIC NVBDIZC	TAX NVBDIZC	INcrement Y
	CLear Carry	Im <sup>2</sup>	Im <sup>2</sup>
BPL NVBDIZC	Im²		
Branch on PLus Lb <sup>2+</sup>	SEC NVBDIZC	TXA NVBDIZC Transfer X to A	Transfer Stack to X
	SEt Carry	Im2	Im2
BMI NVBDIZC	Im <sup>2</sup>		
Branch on MInus	NVBDIZC	DEX NVBDIZC	PusH Accumulator
Lb <sup>2+</sup>	Clear Interrupt	DEcrement X	Im3
BUC NVBDIZC	Im <sup>2</sup>	Im <sup>2</sup>	
Branch on oVerflow Clear		NVBDIZC	
Lb <sup>2+</sup>	SEt Interrupt	INcrement X	PuL1 Accumulator
LD-		Im <sup>2</sup>	Im <sup>4</sup>
BUS NVBDIZC		ROL NVBDIZC	
Branch on oVerflow Set	CIU NVBDIZC	HO CO CO ECIT	PusH Processor status
Lb <sup>2+</sup>	CLear oVerflow	<sub>A</sub> 2 <sub>Z</sub> 5 <sub>Zx</sub> 6 <sub>Ab</sub> 6 <sub>Ax</sub> 7	IM3
	I <sub>M</sub> 2	ROR NVBDIZC	
Branch on Carry		ROtate Right	PLP NVBDIZC PuL1 Processor
Clear	CLear Decimal	<sub>A</sub> 2 <sub>Z</sub> 5 <sub>Zx</sub> 6 <sub>Ab</sub> 6 <sub>Ax</sub> 7	status
Lb <sup>2+</sup>	Im <sup>2</sup>	RTII NUBDIZC	Im <sup>4</sup>
ROS NUBDIZO	SED NUBDIZC	ReTurn from	STX NUBDIZC
Branch on Carry Set	SEt Decimal	Interrupt IM6	STore X register
Lb <sup>2+</sup>	Im <sup>2</sup>		Z3 Zy4 Ab4
BNIE NVBDIZC	NUBDIZC	RTS NVBDIZC	STY NUBDIZC
Branch on Not Equal	Jump	ReTurn from Subroutine	STore Y register
and on not Lydal	Ab3 In5	IM6	Z3 Zx4 Ab4
Lb <sup>2+</sup>	BPA IDA		