

6502 INSTRUCTIONS

Modes	BEQ	NUBDIZC	JSR	NUBDIZC	SBC	NUBDIZC
Modes Ip Implied Ac Accumulator Lb Label Im Immediate #12 Z Zero Page \$12 Zx Zero Page,X \$12,X Zy Zero Page,Y \$12,Y Ab Absolute \$1234 Ax Absolute,X \$1234,X Ay Absolute,Y \$1234,Y In Indirect (\$1234) Ix Indirect,X (\$12,X) Iy Indirect,Y (\$12),Y	Branch on Equal Lb 2+		Jump to SubRoutine Ab 6		Subtract with Carry Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+	
	BRK	NUBDIZC	LDA	NUBDIZC	STA	NUBDIZC
	BReak Ip 7		LoAd Accumulator Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+		STore Accumulator Z 3 Zx 4 Ab 4 Ax 5 Ay 5 Ix 6 Iy 6	
	CMP	NUBDIZC	LDX	NUBDIZC	TXS	NUBDIZC
	CoMPare accumulator Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+		LoAd X register Im 2 Z 3 Zy 4 Ab 4 Ay 4+		TranSfer X to Stack Ip 2	
	CPX	NUBDIZC	LDY	NUBDIZC	INC	NUBDIZC
	CoMPare X register Im 2 Z 3 Ab 4		LoAd Y register Im 2 Z 3 Zx 4 Ab 4 Ax 4+		INCrement memory Z 5 Zx 6 Ab 6 Ax 7	
	CPY	NUBDIZC	LSR	NUBDIZC	TAY	NUBDIZC
	CoMPare Y register Im 2 Z 3 Ab 4		Logical Shift Right A 2 Z 5 Zx 6 Ab 6 Ax 7		TranSfer A to Y Ip 2	
	DEC	NUBDIZC	NOP	NUBDIZC	TYA	NUBDIZC
	DECrement memory Z 5 Zx 6 Ab 6 Ax 7		No OPeration Ip 2		TranSfer Y to A Ip 2	
	ASL	NUBDIZC	ORA	NUBDIZC	DEV	NUBDIZC
	ArithmetiC Shift Left A 2 Z 5 Zx 6 Ab 6 Ax 7		bitwise OR with Accumulator Im 2 Z 3 Zx 4 Ab 4 Ax 4+ Ay 4+ Ix 6 Iy 5+		DECrement Y Ip 2	
	BIT	NUBDIZC	TAX	NUBDIZC	INV	NUBDIZC
	test BITs Z 3 Ab 4		TranSfer A to X Ip 2		INCrement Y Ip 2	
	BPL	NUBDIZC	TXA	NUBDIZC	TSX	NUBDIZC
	Branch on PLus Lb 2+		TranSfer X to A Ip 2		TranSfer Stack to X Ip 2	
	BMI	NUBDIZC	DEX	NUBDIZC	PHA	NUBDIZC
	Branch on MInus Lb 2+		DECrement X Ip 2		Push Accumulator Ip 3	
	BVC	NUBDIZC	INX	NUBDIZC	PLA	NUBDIZC
	Branch on oVerflow Clear Lb 2+		INCrement X Ip 2		Pop Accumulator Ip 4	
	BUS	NUBDIZC	ROL	NUBDIZC	PHP	NUBDIZC
	Branch on oVerflow Set Lb 2+		ROtate Left A 2 Z 5 Zx 6 Ab 6 Ax 7		Push Processor status Ip 3	
	BCC	NUBDIZC	ROR	NUBDIZC	PLP	NUBDIZC
	Branch on Carry Clear Lb 2+		ROtate Right A 2 Z 5 Zx 6 Ab 6 Ax 7		Pop Processor status Ip 4	
	BCS	NUBDIZC	RTI	NUBDIZC	STX	NUBDIZC
	Branch on Carry Set Lb 2+		ReTurn from Interrupt Ip 6		STore X register Z 3 Zy 4 Ab 4	
	BNE	NUBDIZC	RTS	NUBDIZC	STY	NUBDIZC
	Branch on Not Equal Lb 2+		ReTurn from Subroutine Ip 6		STore Y register Z 3 Zx 4 Ab 4	

Flags (Right Upper corner): N=Negative, U=Overflow, B=Break, D=Decimal, I=Interrupt Disable, Z=Zero, C=Carry. Green flags are affected by the instruction.

Timing: The green number next to each mode is the number of CPU cycles for that addressing mode. A "+" means an extra cycle may be used (e.g. on page crossing).