65C02 INSTRUCTIONS

Modes	LSR NVBDIZC	BEQ NVBDIZC	Transfer
Ip Implied	Logical Shift Right	Branch on EQual	TAX NUBDIZC
Ac Accumulator Im Immediate #\$12	Ac2 Z5 Zx6 Ab6 Ax7+		Iransfer H to X
Z ZeroPage \$12	ROL NVBDIZC ROtate Left	BNE NVBDIZC Branch on Not Equal	Ip2
Zx ZeroPage,X \$12,X Zy ZeroPage,Y \$12,Y	Ac2 Z5 Zx6 Ab6 Ax7+	R2	TAY NUBDIZC
Ab Absolute \$1234		BCC NVBDIZC	Transfer A to Y
Ax Absolute,X \$1234,X Ay Absolute,Y \$1234,Y	ROtate Right	Branch on Carry Clear	Ip2
R Relative LABEL Ix Ind, zp X (\$12,X)	Ac2 75 7v6 Ab6 Av7+	ь2	TXA NVBDIZC
IAx Ind, abs X (\$1234,X)	AND NUBDIZC	BCS NVBDIZC	Transfer X to A
Iy Ind, zp Y (\$12),Y Iz Ind, zp (\$12)	bitwise AND with accumulator	Branch on Carry Set	I _P 2
Ia Ind, abs (\$1234)	72 73 74 or 4 o4+	R ²	TYA NUBDIZC
Load & Store	Ay4+ Ix6 Iy5 Iz5	BUC NVBDIZC	Transfer Y to A
LDA NVBDIZC	ORA NVBDIZC	Branch on oVerflow Clear	Ip ²
LoaD Accumulator	bitwize UR with	p2	Calc
Iм2 Z3 Zx4 Ab4 Ax4+	Recumulator	BUS NVBDIZC Branch on oVerflow Set	INA NUBDIZC
Ay4+ Ix6 Iy5 Iz5	Au4+ Ix6 Iu5 Iz5	Branch on oVerflow Set	INcrement Accumulator
DX NVBDIZC	EOR NUBDIZC	R ²	Ac ²
LoaD X register	bitwise Exclusive OR	ENT NVBDIZC	INX NVBDIZC
Im ² Z ³ Zy ⁴ Ab ⁴ Ay ⁴⁺	TWI C ZX DD DX	Branch on MInus	INcrement X
LoaD Y register	Ay4+ Ix6 Iy5 Iz5	R ²	Ip ²
Tu2 73 704 664 664+	BIT NVBDIZC	BEL NVBDIZC	INV NVBDIZC
STA NVBDIZC	IM2 Z3 Zx4 Ab4 Ax4+		
STore Accumulator		R ²	Ip ²
Z3 Zx4 Ab4 Ax5+ Au5+		BBRC0-7> NVBDIZC	
Ix6 Iy6 Iz5	IM2 73 7x4 Ab4 Ax4+	Branch on Bit Reset	DEcrement Accumulator
STX NVBDIZC	113 10 13 15		Ac ²
STore X register		B9S(0-7) NVBDIZC Branch on Bit Set	DEX NVBDIZC
Z ³ Zy ⁴ Ab ⁴	ComPare X register	_2	DEcrement X
STY NVBDIZC	AM E HD		Ip ²
STore Y register Z ³ Zx ⁴ Ab ⁴	CPY NVBDIZC		DEV NVBDIZC
STZ NVBDIZC			DEcrement Y
STore Zero		Ip3	
Z ³ Zx ⁴ Ab ⁴ Ax ⁵⁺	TRB NVBDIZC Test and Reset Bits		INC INCrement memory
State		PusH X register	Z5 Zx6 Ab6 Ax7+
REG NVBDIZC	TISE NUBDIZC	I _P 3	DEC NUBDIZC
CLear Carry	Test and Set Bits	PHY NUBDIZC	DECrement memory
Ip2	Z ⁵ Ab ⁶	PusH Y register	Z5 Zx6 Ab6 Ax7+
	RMB NVBDIZC	I _P 3	ADC NVBDIZC ADD with Carry
CLear Decimal	Reset Memory Bit	PHP NVBDIZC	ADD with Carry
Ip ²		rush rrocessor status	Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺
CLear Interrupt	SMB NVBDIZC Set Memory Bit	Ip3	Ay4+ Ix6 Iy5 Iz5
Ip ²	Z5 Ab6	PLA NVBDIZC PuL1 Accumulator	SEC NUBDIZC
CLU NVBDIZC		Ip4	SuBtract with Carry Im2 Z3 Zx4 Ab4 Ax4+
CLear oVerflow	110#		Ay4+ Ix6 Iy5 Iz5
Ip ²	JMP NVBDIZC	PuL1 Processor status	
SEC NUBDIZC		Ip ⁴	Misc
SEt Carry	TER NUBDIZC	PLX NVBDIZC	BRK NUBDIZC
Ip ²	Jump to SubRoutine	PuL1 X register	BReaK Ip7
SED NVBDIZC	nb-	Ip4	
SEt Decimal	RIS NVBDIZC		NOP NVBDIZC No OPeration
T-4	_		
Ip ²	ReTurn from Subroutine	ruli i register	Ip2
SET NVBDIZC	Ibe	Ip ⁴	Ip ²
SET Interrupt	Ip6	Ip4 NVBDIZC	
SET Interrupt	Ip6 RII NVBDIZC ReTurn from Interrupt	Ip4 NVBDIZC Transfer X to Stack	STP NVBDIZC Stop
SET NVBDIZC SEt Interrupt Ip2 Bits	Ip6 RTI NVBDIZC ReTurn from Interrupt Ip6	Ip4 TXS NVBDIZC Transfer X to Stack Ip2	STOP NUBDIZC
SET Interrupt	Ip6 RTI NVBDIZC ReTurn from Interrupt Ip6	Ip4 TXS NVBDIZC Transfer X to Stack Ip2	STOP NUBDIZC
SET NUBDIZC SET Interrupt Ip2 Bits ASL NUBDIZC	Ip6 RII NVBDIZC ReTurn from Interrupt Ip6 BRF NVBDIZC	Ip4 TXS NVBDIZC Transfer X to Stack Ip2 TSX NVBDIZC	STP NUBDIZC SToP Ip3 MAI NUBDIZC