

65C02 INSTRUCTIONS

Modes	LSR	NUBDIZC	BEQ	NUBDIZC	Transfer
Ip Implied Ac Accumulator Im Immediate #12 Z ZeroPage \$12 Zx ZeroPage,X \$12,X Zy ZeroPage,Y \$12,Y Ab Absolute \$1234 Ax Absolute,X \$1234,X Ay Absolute,Y \$1234,Y R Relative LABEL Ix Ind, zp X (\$12,X) IAx Ind, abs X (\$1234,X) Iy Ind, zp Y (\$12),Y Iz Ind, zp (\$12) Ia Ind, abs (\$1234)	Logical Shift Right Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		Branch on Equal R ²		TAX Transfer A to X Ip ²
	ROL	NUBDIZC	BNE	NUBDIZC	TAY Transfer A to Y Ip ²
	ROtate Left Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		Branch on Not Equal R ²		TXA Transfer X to A Ip ²
	ROR	NUBDIZC	BCC	NUBDIZC	TYA Transfer Y to A Ip ²
	ROtate Right Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺		Branch on Carry Clear R ²		
	AND	NUBDIZC	BCS	NUBDIZC	
	bitwise AND with accumulator Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		Branch on Carry Set R ²		
	ORA	NUBDIZC	BUC	NUBDIZC	
	bitwise OR with Accumulator Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		Branch on oVerflow Clear R ²		Calc
	EOR	NUBDIZC	BUS	NUBDIZC	INA INcrement Accumulator Ac ²
	bitwise Exclusive OR Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		Branch on oVerflow Set R ²		INX INcrement X Ip ²
	BIT	NUBDIZC	BMI	NUBDIZC	INV INcrement Y Ip ²
	test BITs Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺		Branch on MInus R ²		DEA DEcrement Accumulator Ac ²
	CMP	NUBDIZC	BPL	NUBDIZC	DEX DEcrement X Ip ²
	CoMPare accumulator Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵		Branch on PLus R ²		DEV DEcrement Y Ip ²
	CPX	NUBDIZC	BBR<0-7>	NUBDIZC	INC INcrement memory Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺
	ComPare X register Im ² Z ³ Ab ⁴		Branch on Bit Reset R ²		DEC DEcrement memory Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺
	CPY	NUBDIZC	BBS<0-7>	NUBDIZC	ADC ADD with Carry Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵
	ComPare Y register Im ² Z ³ Ab ⁴		Branch on Bit Set R ²		SBC SuBtract with Carry Im ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵
	TRB	NUBDIZC	Stack		Misc
	Test and Reset Bits Z ⁵ Ab ⁶		PHA Push Accumulator Ip ³		BRK BReaK Ip ⁷
	TSB	NUBDIZC	PHX Push X register Ip ³		NOP No OPeration Ip ²
	Test and Set Bits Z ⁵ Ab ⁶		PHY Push Y register Ip ³		STP SToP Ip ³
	RMB	NUBDIZC	PHP Push Processor status Ip ³		
	Reset Memory Bit Z ⁵ Ab ⁶		PLA PuLl Accumulator Ip ⁴		
	SMB	NUBDIZC	PLP PuLl Processor status Ip ⁴		
	Set Memory Bit Z ⁵ Ab ⁶		PLX PuLl X register Ip ⁴		
	Flow		PLY PuLl Y register Ip ⁴		
	JMP JuMP Ab ³ Ia ⁵⁺ IAx ⁶⁺		TXS Transfer X to Stack Ip ²		
	JSR Jump to SubRoutine Ab ⁶		TSX Transfer Stack to X Ip ²		
	RTS ReTurn from Subroutine Ip ⁶				
	RTI ReTurn from Interrupt Ip ⁶				
	Bits				
	ASL Arithmetic Shift Left Ac ² Z ⁵ Zx ⁶ Ab ⁶ Ax ⁷⁺				
	BRA BRanch Always R ³				

Flags (Right Upper corner): N=Negative, U=Overflow, B=Break, D=Decimal, I=Interrupt Disable, Z=Zero, C=Carry. Green flags are affected by the instruction.

Timing: The green number next to each mode is the number of CPU cycles for that addressing mode. A "+" means an extra cycle may be used (e.g. on page crossing).