65C02 INSTRUCTIONS

Modes

Implied	
Accumulator	
Immediate	#$12
ZeroPage	$12
ZeroPage,X	$12,X
ZeroPage,Y	$12,Y
Absolute	$1234
Absolute,X	$1234,X
Absolute,Y	$1234,Y
Relative	LABEL
Ind, zp X	($12,X)
Ind, abs X	($1234,X)
Ind, zp Y	($12),Y
Ind, zp	($12)
Ind, abs	($1234)

Load & Store

LDA NVBDIZC
LoaD Accumulator
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

LDX NVBDIZC
LoaD X register
Im2 Z3 Zy4 Ab4 Ay4+

LDY NVBDIZC
LoaD Y register
Im2 Z3 Zy4 Ab4 Ay4+

STA NVBDIZC
STore Accumulator
Z3 Zx4 Ab4 Ax5+ Ay5+ Ix6 Iy6 Iz5

STX NVBDIZC
STore X register
Z3 Zy4 Ab4

STY NVBDIZC
STore Y register
Z3 Zx4 Ab4

STZ NVBDIZC
STore Zero
Z3 Zx4 Ab4 Ax5+

State

CLC NVBDIZC
CLear Carry
Ip2

CLD NVBDIZC
CLear Decimal
Ip2

CLI NVBDIZC
CLear Interrupt
Ip2

CLV NVBDIZC
CLear oVerflow
Ip2

SEC NVBDIZC
SEt Carry
Ip2

SED NVBDIZC
SEt Decimal
Ip2

SEI NVBDIZC
SEt Interrupt
Ip2

Bits

ASL NVBDIZC
Arithmetic Shift Left
Ac2 Z5 Zx6 Ab6 Ax7+

LSR NVBDIZC
Logical Shift Right
Ac2 Z5 Zx6 Ab6 Ax7+

ROL NVBDIZC
ROtate Left
Ac2 Z5 Zx6 Ab6 Ax7+

ROR NVBDIZC
ROtate Right
Ac2 Z5 Zx6 Ab6 Ax7+

AND NVBDIZC
bitwise AND with accumulator
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

ORA NVBDIZC
bitwize OR with Accumulator
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

EOR NVBDIZC
bitwise Exclusive OR
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

BIT NVBDIZC
test BITs
Im2 Z3 Zx4 Ab4 Ax4+

CMP NVBDIZC
CoMPare accumulator
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

CPX NVBDIZC
ComPare X register
Im2 Z3 Ab4

CPY NVBDIZC
ComPare Y register
Im2 Z3 Ab4

TRB NVBDIZC
Test and Reset Bits
Z5 Ab6

TSB NVBDIZC
Test and Set Bits
Z5 Ab6

RMB NVBDIZC
Reset Memory Bit
Z5 Ab6

SMB NVBDIZC
Set Memory Bit
Z5 Ab6

Flow

JMP NVBDIZC
JuMP
Ab3 Ia5+ IAx6+

JSR NVBDIZC
Jump to SubRoutine
Ab6

RTS NVBDIZC
ReTurn from Subroutine
Ip6

RTI NVBDIZC
ReTurn from Interrupt
Ip6

BRA NVBDIZC
BRanch Always
R3

BEQ NVBDIZC
Branch on EQual
R2

BNE NVBDIZC
Branch on Not Equal
R2

BCC NVBDIZC
Branch on Carry Clear
R2

BCS NVBDIZC
Branch on Carry Set
R2

BVC NVBDIZC
Branch on oVerflow Clear
R2

BVS NVBDIZC
Branch on oVerflow Set
R2

BMI NVBDIZC
Branch on MInus
R2

BPL NVBDIZC
Branch on PLus
R2

BBR<0-7> NVBDIZC
Branch on Bit Reset
R2

BBS<0-7> NVBDIZC
Branch on Bit Set
R2

Stack

PHA NVBDIZC
PusH Accumulator
Ip3

PHX NVBDIZC
PusH X register
Ip3

PHY NVBDIZC
PusH Y register
Ip3

PHP NVBDIZC
PusH Processor status
Ip3

PLA NVBDIZC
PuLl Accumulator
Ip4

PLP NVBDIZC
PuLl Processor status
Ip4

PLX NVBDIZC
PuLl X register
Ip4

PLY NVBDIZC
PuLl Y register
Ip4

TXS NVBDIZC
Transfer X to Stack
Ip2

TSX NVBDIZC
Transfer Stack to X
Ip2

Transfer

TAX NVBDIZC
Transfer A to X
Ip2

TAY NVBDIZC
Transfer A to Y
Ip2

TXA NVBDIZC
Transfer X to A
Ip2

TYA NVBDIZC
Transfer Y to A
Ip2

Calc

INA NVBDIZC
INcrement Accumulator
Ac2

INX NVBDIZC
INcrement X
Ip2

INY NVBDIZC
INcrement Y
Ip2

DEA NVBDIZC
DEcrement Accumulator
Ac2

DEX NVBDIZC
DEcrement X
Ip2

DEY NVBDIZC
DEcrement Y
Ip2

INC NVBDIZC
INCrement memory
Z5 Zx6 Ab6 Ax7+

DEC NVBDIZC
DECrement memory
Z5 Zx6 Ab6 Ax7+

ADC NVBDIZC
ADD with Carry
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

SBC NVBDIZC
SuBtract with Carry
Im2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5 Iz5

Misc

BRK NVBDIZC
BReaK
Ip7

NOP NVBDIZC
No OPeration
Ip2