65C02 INSTRUCTIONS

Ind, abs (\$1234)	Ax7+	Set Memory Bit 75 ALG	PHA NVBDIZC	Ip2
	ISR NUBDIZC	Za UPe	PusH Accumulator	Ipc
Luad & Sture	Logical Shift Right	Flow	Ip3	INV NUBDIZC
LOAD Accumulator	Ac2 Z5 Zx6 Ab6	JMP NVBDIZC		INcrement Y
Im2 Z3 Zx4 Ab4	Ах ⁷⁺	JuMP	PusH X register	Ip ²
Ax4+ Au4+ Ix6 Iu5	ROL NVBDIZC	_{Ab} 3 _{Ia} 5+ _{IAx} 6+	Ip3	NEA NUBDIZC
	ROtate Left Ac ² Z ⁵ Zx ⁶ Ab ⁶	JSR NVBDIZC	PHV NVBDIZC	DEG MVBD12C DEcrement
DX NVBDIZC LoaD X register	Ax7+	Jump to SubRoutine	PusH Y register	Accumulator
IM2 Z3 Zy4 Ab4	ROR NUBDIZC		Ip3	Ac ²
Ay4+	ROtate Right	ReTurn from	PHP NVBDIZC Push Processor	DEX NUBDIZC
DY NUBDIZC	Ac ² Z ⁵ Zx ⁶ Ab ⁶	Subroutine	status	DEcrement X
LoaD Y register Im ² Z ³ Zy ⁴ Ab ⁴	AND NUBDIZC	Ip6	I _P 3	Ip2
Ay4+	bitwise AND with	NVBDIZC ReTurn from	PLA NVBDIZC Pull Accumulator	DEV NUBDIZC
STA NUBDIZC	accumulator Im2 Z3 Zx4 Ab4	Interrupt	- 4	DEcrement Y
STore Accumulator	Ax4+ Au4+ Ix6 Iu5	Ip6 NVBDIZC		Ip ²
Z ³ Zx ⁴ Ab ⁴ Ax ⁵⁺ Ay ⁵⁺ Ix ⁶ Iy ⁶ Iz ⁵	Iz5	BRANCH Always	Pull Processor	INC NVBDIZC
razia NURNIZO	ORA NVBDIZC	R3	status Ip4	INCrement memory
STore X register	bitwize OR with Accumulator	BEQ NUBDIZO		Z5 Zx6 Ab6 Ax7+
Z3 Zy4 Ab4	Iм ² Z ³ Zx ⁴ Ab ⁴ Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵	Branch on EQual	PuL1 X register	DEC NUBDIZC
STY NUBDIZC	IZ5	R ²	Ip ⁴	DECrement memory
STore Y register 737x4Ab4	FIR NUBDIZC	BNE NUBDIZC Branch on Not		Z5 Zx6 Ab6 Ax7+
	bitwise Exclusive OR	Equal	PuL1 Y register Ip4	ADC NVBDIZC
STore Zero	IM2 Z3 Zx4 Ab4	R ²		ADD with Carry
Z ³ Zx ⁴ Ab ⁴ Ax ⁵⁺	Av4+ Au4+ Tv6 Tu5	Branch on Carry	Transfer X to	IM2 Z3 Zx4 Ab4 Ax4+ Ay4+ Ix6 Iy5
State	Iz5	Clear	Stack Ip2	Iz5
CIC NVBDIZC	BIT NVBDIZC test BITs	R ²		SER NUBDIZO
CLear Carry Ip ²	72 73 74 A. 4	RES NUBDIZC	Transfer Stack to	SuBtract with
NVBDIZC	Ax4+	Branch on Carry Set	X Ip ²	Carry IM ² Z ³ Zx ⁴ Ab ⁴
CLear Decimal	CMP NVBDIZC	R ²		Ax4+ Ay4+ Ix6 Iy5
Ip ²	CoMPare accumulator	BUE NUBDIZC	Transfer	Iz5
IP-		Branch on oVerflow Clear	TAX NVBDIZC	No.
CIT NVBDIZC	IM ² Z ³ Zx ⁴ Ab ⁴			
NVBDIZC CLear Interrupt	AU4+ AU4+ TU6 TU5	R ²	Transfer A to X	Misc
CLear Interrupt	Ax4+ Ay4+ Ix6 Iy5	R ² BUS NUBDIZC	Ip ²	BRK NVBDIZC
CLear Interrupt Ip ² GLU NVBDIZC	Ax4+ Ay4+ Ix6 Iy5	R ²	Ip ² NVBDIZC Transfer A to Y	BRK NVBDIZC
CLear Interrupt Ip ² GLU NUBDIZC	Ax4+ Ay4+ Ix6 Iy5 Iz5 CPX NVBDIZC	R ² BUS NVBDIZC Branch on oVerflow	Ip ² TAY NUBDIZC	BRK NVBDIZC
CLear Interrupt Ip ² CLU NUBDIZC CLear oVerflow Ip ² SEC NUBDIZC	Ax ⁴⁺ Ay ⁴⁺ Ix ⁶ Iy ⁵ Iz ⁵ PX NUBDIZC ComPare X register Im ² Z ³ Ab ⁴	R ² BUS NVBDIZC Branch on oVerflow Set R ² BMI NVBDIZC	Ip ² TAY NVBDIZC Transfer A to Y Ip ²	BREAK NUBDIZC