

Acos

Control work.

Malchenko
Oleg,
193



Explain:

- Integer and floating-point values are represented in binary.
- unsigned, 2's complement signed, single and double floating point. Give an explanation. with an example, how a signed and unsigned integer values are added.

1) Integers:

Integers are represented in a binary format, like binary words of certain length.

- Unsigned integers have the following form:

$$X_{10} (\geq 2^n) = \sum_{i=0}^n b_2^{(i)} 2^i = b_2^{(n)} 2^n + \dots + b_2^{(0)} 2^0 = (b_2^{(n)} \dots b_2^{(0)})_2, \text{ where:}$$

$b_2^{(k)} \in \{0, 1\} \forall k \in [n]$, that is the MSB of X_2 is $b_2^{(n)}$ and LSB is $b_2^{(0)}$

- 2's complement signed:

$$X_{10} (< 2^n) = -b_2^{(n)} 2^n + \sum_{i=0}^{n-1} b_2^{(i)} 2^i = -b_2^{(n)} 2^n + b_2^{(n-1)} 2^{n-1} + \dots + b_2^{(0)} 2^0 = (b_2^{(n)} \dots b_2^{(0)})_2,$$

where MSB = $b_2^{(n)}$ is a sign bit, that is: if MSB = 1, then X is negative, if MSB = 0, then it's positive.

- The actual size (in bits) of an integer depends on the system's Architecture: 32 or 64 bits.
- Single and double floats: floating point values have quite a

more complicated structure:

IEEE fp format suffices: $X_f = (-1)^{b_2^{(n-1)}} \cdot (1 + [\text{Frac}[b_2^{(i)} \dots]) \cdot 2^{[\text{Exp}(b_2^{(k)} \dots) - B]}$

Where:

• for single precision:

: $b_2^{(n-1)} = b_2^{(31)}$, (sign bit)

: Fraction = $(b_2^{(22)} \dots b_2^{(0)})_2$ - responsible for floating (fraction) part.

: Exponent = $(b_2^{(30)} \dots b_2^{(23)})_2$ - responsible for integer part of X_f .

• for double:

: $b_2^{(n-1)} = b_2^{(63)}$ sign.

: Frac = $(b_2^{(52)} \dots b_2^{(0)})_2$

: Exp = $(b_2^{(62)} \dots b_2^{(51)})_2$

double is more precise

• $\pm \infty$: Exp = $11 \dots 1_2$, Frac = $00 \dots 0_2$,

• NaN: Exp = $1 \dots 1_2$, Frac $\neq 0 \dots 0_2$.

• Normalized float formatters: $a, bcd \dots \cdot 10^n$, example: $1.234 \cdot 10^{-6}$

2) about Addition:

• Signed Addition: $\bar{a}_2 + \bar{b}_2 = ((\bar{a}_2^{(n)} + \bar{b}_2^{(n)}) \overset{+rem^{(n-1)}}{\cdot} (\bar{a}_2^{(n-1)} + \bar{b}_2^{(n-1)}) \dots (\bar{a}_2^{(0)} + \bar{b}_2^{(0)})$, where the sign bit is preserved, if remainders don't sum into a greater value: +rem⁽ⁿ⁻¹⁾ +rem⁽ⁿ⁻¹⁾ rem⁽⁰⁾ - remainder.

example:
$$\begin{array}{r} 1\ 0001\ 0001_2 \\ + 0\ 0110\ 1001_2 \\ \hline 1\ 0111\ 1010_2 \\ \text{rem.} \end{array}$$

• unsigned: an overflow can occur here, for example.

$$\begin{array}{r} 1111 \\ + 0001 \\ \hline 1\ 0000 \\ \text{overflow.} \end{array}$$

Addition shares same algebraic rule as a ring $\mathbb{Z}_2[0,1]$.

Q2 Describe concept of pipeline. List five stages and explain. Advantage? Disadvantage?

Pipeline is: like a conveyor. inputting elements, processing, proceed, parallelly next.

1) In order not to waste time and performance, instructions are pipelined simultaneously in a sequence, s.t. if the first instruction has passed a certain stage, the next one takes its spot immediately.

stages:

	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	...
	IF	ID	EX	MEM	WB	IF	...
instruction A	•	•	•	•	•	() () ()	
instruction B	()	•	•	•	•	•	() ()
instruction C	()	()	•	•	•	•	()
...


The stages of RISC-V pipeline are:

- IF - fetching an instruction. (from memory)
- ID - decoding + reading registers (to opcodes and offsets).
- EX - executing operation (or calculating address)
- MEM - Accessing the memory to be written into
- WB - writing back the result into register.


2) Advantages:

- CPU performance is better than of linear instruction access (one at a time)

Single cycle:



Pipeline:



- fixed latency:

time for each instruction is fixed and non-increasing.

2) Disadvantages:

- Hazards may occur:

- structure, (conflict in resource accessing) it's busy / failed, one at a time
- data (data has not been processed yet, but is needed for next stage)
- control (decision on action depends on previous instruction, which is still processing).

Solutions:

- stalling (bubbles insertion) **nop.**
- adding hardware,
- forwarding after load/read.
- preprocessing for branching.

- Complexity for multiple instructions, & compiler has no automatic handler.

3 Interrupts:

- interrupts happen in an external controller, which arise, when faced an unexpected (sequence) of events, requiring change in control flow.
- Interrupts may be raised artificially by user, when he needs to manually influence the control flow, or by compiler or an external device controller, ex: timer tool, which interrupts if a certain time for sequence of processes have passed (int. may be exceptions)
- Interrupt handler: is called when specific condition is met.
an interrupt arises: uipc (pc) is saved and program proceeds to handler, the sequence of instructions for handling with an interrupt is called \Rightarrow interrupt is processed, handler returns: next to uipc, skipping the wfi (if given) and proceeding further, unless faced another interrupt.

Registers: (uipc (return interrupt pc), timer, timer, uic, ustatus (for errors), Accessed by atomic read/write instr).