



1. Assume, the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses. Determine how much faster a processor would run with a perfect cache that never missed. Assume that the frequency of all loads and stores is 36%.

$$I_{\text{miss}} = 2\%$$

$$D_{\text{miss}} = 4\%$$

$$\text{Penalty} = 100 \text{ cycles}$$

$$\text{CPI} = 2. \text{ (no memory stalls)}$$

$$\text{Freq.} = 36\%$$

Solution:

Let's calculate the total number of penalty cycle per instruction in each cache type:

Miss cycles in DATA & Instruction cache:

$$\text{MCIC} = 0.02 \cdot 100 = 2 \text{ (cycles)}$$

$$\text{MCDC} = 0.04 \cdot 100 \cdot 0.36 = 1.44 \text{ (cycles)}$$

DATA
CACHE

$$\text{ACPI} = \text{CPI} + \text{MCIC} + \text{MCDC} = 2 + 2 + 1.44 = 5.44, \text{ that is we}$$

may conclude that the perfect CPU would be: $n = \frac{\text{ACPI}}{\text{CPI}} = \frac{5.44}{2} = 2.72$ times faster than nonideal CPU.

Answer: 2.72 times faster.

2. Find the AMAT for a processor with 1 n.sec. clock time, a miss penalty of 20 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same, and ignore other write stalls.

$$I_{\text{miss}} = 5\%$$

$$\text{Penalty} = 20 \text{ cycles}$$

$$\text{CPU} [1 \text{ ns}]$$

$$\text{AHDT} = 1 \text{ clock cycle}$$

Solution:

$$\text{AMAT} = t_{\text{cache}} + \text{MR}_{\text{cache}} [t_{\text{MM}} + \text{MR}_M (t_{\text{VM}})]$$

$$\text{AMAT} = 1 + 0.05 [20 + 0] = 1 + 1 = 2 \text{ ns.}$$

Answer: AMAT = 2 ns.

3. Use the system with the access times of t_c , t_{MM} , and t_{VM} cycles for the L1 and L2 cache, and main memory, respectively. Assume that the L1 and L2 caches have miss rates of 5%, and 20% respectively. Specifically, of the 5% of accesses that miss the L1 cache, 20% of those also miss the L2 cache. What is the AMAT?

Solution:

• We know that: $AMAT = t_{cache} + MR_{cache} [t_{MM} + MR_M (t_{VM})]$.

In our case: $t_{cache} = 1$ cycles, $t_{MM} = 10$ cycles, $t_{VM} = 100$ cycles. $MR_{cache} = 0.05$, $MR_M = 0.2$.
Thus:

• $AMAT = 1 + 0.05 [10 + 0.2 \cdot 100] = 1 + 0.05 [30] = 1 + 1.5 = 2.5$ cycles.

Answer: AMAT = 2.5 cycles.

4.



Assuming a cache of 4096 blocks, a four-word block size, and a 64-bit address, find the total number of sets and the total number of tag bits for caches that are direct-mapped, 2-way and 4-way set associative, and fully associative.

Solution:

I. 1-way set associative (direct-mapped) case:

Table:

	TAG	DATA
0	#...	{...}
1	#...	{...}
...
4095	#...	{...}


set

Let's calculate the size of tag bits section of 64-bit address for each block:

• As we have direct-mapped cache, then the total number of sets is equal to:

$|\#SETS| = 4096$, as each set contains only 1 entry. ($|\text{SETENT}| = 1$), $|\#SETS| \cdot |\text{SETENT}| = |\text{CACHE}| = 4096$.

• Now, let's consider the address's bit collection:



2) $|\text{index}_i| = \log_2(|\#SETS|)$, since each blocking set unit has to have its unique index, which is in range: $id_{x_2} \in [0; |\#SETS|-1]_2$, thus, in our case: $|\text{index}_i| = \log_2(4096) = \log_2(2^{12}) = 12$. Hence, in the address we have 12-bits representative for each set.

4) Now, we can calculate the total number of tagbits in the given cache is just:

$|\text{TAG}_{\text{CACHE}}| = 48 \cdot |\#SETS| \cdot |\text{SETENT}| = 48 \cdot 4096 = 196608$.

Answer: for direct-mapped: $|\#SETS| = 4096$, $|\text{TAG}_{\text{CACHE}}| = 196608$.

* $b_2^{(k)}: k \in \mathbb{N}[0; 63] \wedge b_2^{(k)} \in \{0, 1\} \forall k$.

* 1) $|\text{offset}_i|$: we know that every word is 4-bit long & every block consists of 4 words, hence, each block has $4 \times 4 = 16 = 2^4$ bits. That is, in the address each block has 4-bits representative offset in address.

3) Now, calculating $|\text{tagbits}_i|$ is relatively easy: for each $i \in [0; |\#SETS|-1]$ $|\text{tagbits}_i| = 64 - |\text{offset}_i| - |\text{index}_i|$. That is: $|\text{tagbits}_i| = 64 - (12 + 4) = 48$.

II. 2-way set associative:

• $|\#SETS| = 2048$

• $|\text{SETENT}| = 2$.

Blocks

	TAG	DATA	TAG	DATA
0	#...	{...}	#...	{...}
...
2047	#...	{...}	#...	{...}

1) $|\text{offset}_i| = \log_2(2^{2+2}) = 4$.

2) $|\text{index}_i| = \log_2|\#SETS| = \log_2(2^{11}) = 11$, thus:

3) $|\text{tagbits}_i| = 64 - 11 - 4 = 49$. 4) $|\text{TAG}_{\text{CACHE}}| = 49 \cdot 2048 \cdot 2 =$

$$= 100352 \cdot 2 = 200704.$$

Answer: for two-way set associative cache: $|\#SETS| = 2048, |TAG_{CACHE}| = 200704.$

III. 4-way set associative:

	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0	#...	{...}
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
1023	#...	{...}

$$\bullet |\#SETS| = 1024.$$

$$\bullet |SETENT| = 4.$$

$$1) |offset_i| = 4.$$

$$2) |index_i| = \log_2(2^{10}) = 10, \text{ thus:}$$

$$3) |tagbits_i| = 64 - 4 - 10 = 50, \text{ that is:}$$

$$4) |TAG_{CACHE}| = 50 \cdot |CACHE| = 204800.$$

Answer: $|\#SETS| = 1024, |TAG_{CACHE}| = 204800.$

IV. 4096-way set associative:

TAG	DATA	TAG	DATA	TAG	DATA
#...	{...}	#...	{...}	#...	{...}
1 st block		2 nd block			4096 th block	

$$\bullet |\#SETS| = 1.$$

$$\bullet |SETENT| = 4096.$$

$$1) |offset_i| = 4$$

$$2) |index_i| = \log_2(2^1) = 1.$$

$$3) |tagbits_i| = 64 - 5 = 59, \text{ thus: } |TAG_{CACHE}| = 59 \cdot 4096 = 241664.$$

Answer: $|\#SETS| = 1, |TAG_{CACHE}| = 241664.$