

Malchenko Oleg,

Assume, the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all nisses. Determine how much faster a processor would run with a perfect cache that never missed. Issume that the frequency of all loads and stores is 36%.

Imiss = 2%. Dmiss=4%.

Penalty=100 cycles

Freq = 36 %.

Let's calculate the Lotal number of penalty cycle per instruction in each cache type:

CPI=2. (no memory stalls)

Miss cycles in Data & Instruction cache:

MCIC = 0.02.100 = 2 (cycles)

·MCDC = 0.04.100.0.36 = 1.44 (cycles) CACHE

·ACPI = CPI+MCIC+MCDC = 2+2+1.44 = 5.44, that is me

may conclude that the perfect CPV would be: $n = \frac{ACPI}{CPI} = \frac{5.44}{2} = 2.72$ times faster thou nonideal CPV.

Find the AMAT for a processor with 1 n. sec. clock time, a miss penalty of 20 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of a clock cycle. Assume that the read and write miss penalties are the same, and ignore other write stalls.

Imiss=5% Penalty=20 cycles.

CPV[1ns]

A\HDT=1 clock cycle

Luswer: AMAT=2ns.

AMAT = Ecache + MR cache [Emm + MRm (Evm)].

Use the system with the access times of 1, 10, and 100 cycles for the L1 and L2 cache, and main memory, respectively. Issume that the L1 and L2 caches have was rates of 5%, and 20% respectively. Specifically, of the 5% of accesses that nies the L1 cache, 20% of those also miss the L2 cache. What is the AMAT?

Solution: · We lever that: AMAT = t_cache + MR cache [tmm+MRm(tvm)]. In our case. Ecache=1 cycles, Emn=10 cycles, tyn=100 cycles. MRcache=0.05, MRn=0.2,

· AMAT = 1+0.05 [10+0.2.100]=1+0.05 [30]=1+1.5 = 2.5 cycles

Answer: AMAT = 2.5 cycles!

Assumina a cache of 4086 blocks, a four-word block size, and a 646H address, find the total number of sets send the total number of too bits for caches that our direct-mapped, 2-25Ay and I4-way set associative, and fully associative.

I 1-way set associative (direct-mapped) cors:

Table: LAG DATA SET 0 #... {...} 1 #... {...} 4095 #... 1...3

Let's calculate the size of tag 67ts section of 64-64 address for each block:

As we have direct-mapped cache, then the total number of sets is equal to:

[#SETS]=4096, As each set contains only 1 entry. (|SETENT|=1), |#SETSI-ISETENT|=

= | CACHE | = 4096.

· Now, let's courselve the address bit collection:

tagbits: index; affset;

2) | indexil= log2(1#SETSI), since each blocking set unit has to home its unique index, which is in rauge: idx = [0; |#SETSI-1], thus, in our couse: lindexil=log_(4096)=log_(212)=12. Hence, in the address we have 12-6xts representative

4) Now, we can colculate the total number of tag boths in the given cache is just: TAG CACHE = 48. | # SETS | | SETENT |= 48.4096 = 196608.

1) offset: We lucus that every word is 4-bit long & every block consists of 4 words, hence, each 66och has 4x4=16=246its. That is, in the adolvers each block how 4-6its representative offset in address.

-> * 6(k): k∈N[0;63] ∧ 6, €{0,13 \ \k.

3) Now, calculating [+ Agbits; is relatively easy: for each i e [o; #SETS [-1] Haglits: 1=64-1 offset: 1-1 index:1 That is: | tagsits: 1= 64-(12+4) = 48.

Auswer: for direct-mapped: |#SETS1=4096, |TAGICACHE|=196608.

1.2-way set associative:

• |#SETS| = 2048

. | SETENTI=2.

DATA

1) loffsetil=log_(22+2)=4.

2) lindex: 1= log2 | #SETS |= log2 (2")=11, thus:

3) | English: 1=64-11-4=49.4) | TAG CACHE |=49.2048.2=

 $=100352 \cdot 2 = 200704$

Luswer: for two-way set associative cache: |#SETS|=2048, |TAGGCACHE|=200704.

1.4-way set associative:

	Tag	Data	TAG	Data	TAS	DATA	TAS	Data	TAS	Data
0	#	{ }		;	•••					
:										
:										
1023	#	{ }							i	••

- | # SETS| = 1024.
- -| SETENT = 4.

1) | offset; | = 4. 2) | index; | = log_2(2¹⁰) = 10, thus: 3) | tagsits; | = 64-4-10=50, that is:

4) | TAG CACHE | = 50. | CACHE | = 204800.

Aluswer: (#SETS) = 1024, ITAGGENER = 204800.

N.4096-WAY set Associative.

0 # {} # {} # {}
$(1)^{1}$

- •(#SETSI=1.
- .ISETENTI =4096.

1) loffset il=4

2) | index: $1 = \log_2(2^1) = 1$.

3) | touglate; | = 64-5=59, thus: | TAGCACHE | = 59.4096=241664.

Auswer: |#SETS1=1, |TAGCACHE1=241664.