荧光显示屏产品规格书 SPECIFICATION OF VACUUM FLUORESCENT DISPLAY

	Date	Description
1	2014.03.20	ORIGINAL
		-
		· ·
	*	* ***
		"人类"。到

______Designed

Designed by Checked and Approved by

| Take 1.20 | Take 14.3.20 |

Custo	omer's	Appro	oval

control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

用途 Application	机顶盒 STB
显示颜色 Color Of Illumination	绿色 Green X=0.24 Y=0.41

概要	Features		
12Grid X 37Anode	1 Colors		
Cadmium Free Phosphor			
Lead Free solder			

	长 Panel Length	95.0 +0.8	mm
外形尺寸 Outer Dimensions	宽 Panel Height	20.5 +0.7 -0.5	mm
Outer Billiensions	厚 Panel Thickness	6.1±0.5	mm
引出端子 Lead	端子间距 Lead Pitch	2.0	mm
和四十 Ledd	端子引出形式 Lead Out	单列折弯	<u> </u>

项目 Item	符号Symbol	引出端子符号Terminals	变动范围 Ratings	单位Unit
灯丝电压 Filament Voltage	Ef	F+,F-	3.1~4.7	Vdc
逻辑供给电压 Logic Supply Voltage	VDD	VDD	-0.3~+6.0	Vdc
驱动供给电压 Driver Supply Voltage	VDISP	VDISP	-0.3~40	Vdc
逻辑输入电压 Logic Input Voltage	Vin	CS,CP,DA,RESET	-0.3~V _{DD} +0.3	Vdc
使用温度 Operating Temperature	Тор		−20 ~ +70	r
储存温度 Storage Temperature	Tstg		−55 ~ +80	r

推荐工作条件 Recommended Operating Condition

项 目 Item	符号 Symbol	条件 Condition	最小值 Min	推荐值 TYP.	最大值 Max	单位 Unit
灯丝电压 Filament Voltage	Ef		3.51	3.9	4.29	Vdc
截止电压 Cut-off Voltage	Ek		2.0		3.0	Vdc
逻辑供给电压 Logic Supply Voltage	VDD	·	4.5	5.0	5.5	Vdc
驱动供给电压 Driver Supply Voltage	VDISP		30.0	33.0	36.0	Vdc
逻辑高电平输入Hi-level Logic Input	Viн	CS,CP,DA,RESET	8.0×dd			Vdc
逻辑低电平输入Lo-level Logic Input	Vil	CS,CP,DA,RESET			VDD×0.2	Vdc
时钟频率 CP Frequency	fc				0.5	MHz
振荡器频率 Oscillation Frequency	fosc	V_{DD} =5.0V R = 33 k Ω		1.1		MHz
扫描频率 Frame Frequency	fFR	VDD-J.UV K - JJ KII		269		Hz
交流特性 AC Characteristics		见时序图	See Timir	ng Char	-t	

control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

电气特性 Electrical Chardcteristics

项 目 Item	符号 Symbol		测试条件 Test Condition		最小值 Min	典型值 Typical	最大值 Max	単位 Unit		
灯丝电流 Filament Current	lf	Ef=3.9 Vdc			99	110	121	mAdc		
逻辑供给电流 Logic Supply Current	l dd	VDD	VDD No Load VDD =5.0V, fosc=1.1MHZ				5	mA		
驱动供给电流(1)	DISP1(AVG)		No L	bac	All output	lights ON		10.0	20.0	mA
Driver Supply Current(1)	DISP1(PEAK)	VDISP	foso		• • •	Max:Tj=85℃		12.0	24.0	mA
	DISP2	- 1.1 MH	VII 12	All output Typ:Tj=25°C	lights OFF Max:Tj=85°C		1.0	15.0	μΑ	
驱动供给电流(2)	l DD	Vdd	VDD No Load		=			1.0	1.0	μΑ
Driver Supply Current(2)	DISP	VDISP		Typ:Tj	yp:Tj=25℃ Max:Tj=85℃			1.0	1.0	μΑ
高电平输入电流 Hi-level Input Current	Тін	VIN=	Vdd	l	,CP,DA SET		-1.0		1.0	μΑ
低电平输入电流 Lo-level Input Current	l IL	VIN=	0 V		,CP,DA SET		-1.0		1.0	μΑ
	L(G)	V _{DIS}	3.9°	3.0 V	/dc		500 (146)	1000 (292)	_	cd/m² (fl)
亮度 Luminance	L(R)	Ek=2.0Vdc Dimming=240/255 (Duty=1/14.9)							cd/m² (fl)	
		(1)	(Duty=1/14.9)							cd/m² (fl)
位间亮度比 Luminance Ratio	Lmin/Lmax	Filamer	Filament Level		- 55	Ef VH	50			%


功能表 Function Table

WHENCE I WHO CONTINUED IN						
功 能 Function	符号 Symbol	输入/输出 Input/Output	描 述 Description			
移位寄存器时钟信号Shift clock input	CP	Input	Serial data is shifted on the rising edge of CP			
串行数据输入 Serial Data Input	DA	Input	Serial data input (positive logic).lnput from LSB			
片选信号 Chip select input	CS	Input	Serial data transfer is disabled when CS pin is +H+ level			
复位输入 Reset Input	RESET	Input	"Low" initializes all the functions			
驱动供给电源 Power Supply To VFD	VDISP		Power Supply Pin for Drive Circuit			
逻辑供给电源 Power Supply To Logic	VDD		Power Supply Pin for Logic Circuit			
电源地 Ground	LGND,PGND		Ground of Circuit			
振荡器输入端 oscillator input	OSC	1/0	Pin for self—oscillation			
测试端 Test mode control pin	TSA		Factory test pin, leave it open			
测试端 Test mode control pin	TSB		Connect it with L—GND			

注:驱动方式 动态 Drive mode:Dynamic state

control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

附图1:外形图 Outline Drawing(Unit:mm)




注 Note: F: 灯丝 (Filament) NP: 无引出脚 (No pin) NC: 无连接 (No Connection)

control No.	QG/ZB0E-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

附图2:显示内容 Display Pattern (Unit:mm)






显示颜色 Color of Illumination:

绿色 Green (X=0.24, Y=0.41): 全部 All Cadmium Free Phosphor used


阴体字 Negative pattern





control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

附图3: 栅网分割 Grid Assignment



附图4-1: IC引脚连接Connection of IC pin

	1G	2G	3G	4G	5G	6G	7G	8G	9G	10G	11G	12G
SEGA1	1	1	1	1	1	1	1	1	1	1	1	1
SEGA2	2	2	2	2	2	2	2	2	2	2	2	2
SEGA3	3	3	3	3	3	3	3	3	3	3	3	3
SEGA4	4	4	4	4	4	4	4	4	4	4	4	4
SEGA5	5	5	5	5	5	5	5	5	5	5	5	5
SEGA6	6	6	6	6	6	6	6	6	6	6	6	6
SEGA7	7	7	7	7	7	7	7	7	7	7	7	7
SEGA8	8	8	8	8	8	8	8	8	8	8	8	8
SEGA9	9	9	9	9	9	9	9	9	9	9	9	9
SEGA10	10	10	10	10	10	10	10	10	10	10	10	10
SEGA11	11	11	11	11	11	11	11	11	11	11	11	11
SEGA12	12	12	12	12	12	12	12	12	12	12	12	12
SEGA13	13	13	13	13	13	13	13	13	13	13	13	13
SEGA14	14	14	14	14	14	14	14	14	14	14	14	14
SEGA15	15	15	15	15	15	15	15	15	15	15	15	15
SEGA16	16	16	16	16	16	16	16	16	16	16	16	16
SEGA17	17	17	17	17	17	17	17	17	17	17	17	17
SEGA18	18	18	18	18	18	18	18	18	18	18	18	18
SEGA19	19	19	19	19	19	19	19	19	19	19	19	19
SEGA20	20	20	20	20	20	20	20	20	20	20	20	20
SEGA21	21	21	21	21	21	21	21	21	21	21	21	21
SEGA22	22	22	22	22	22	22	22	22	22	22	22	22
SEGA23	23	23	23	23	23	23	23	23	23	23	23	23
SEGA24	24	24	24	24	24	24	24	24	24	24	24	24
SEGA25	25	25	25	25	25	25	25	25	25	25	25	25
SEGA26	26	26	26	26	26	26	26	26	26	26	26	26
SEGA27	27	27	27	27	27	27	27	27	27	27	27	27
SEGA28	28	28	28	28	28	28	28	28	28	28	28	28
SEGA29	29	29	29	29	29	29	29	29	29	29	29	29
SEGA30	30	30	30	30	30	30	30	30	30	30	30	30
SEGA31	31	31	31	31	31	31	31	31	31	31	31	31
SEGA32	32	32	32	32	32	32	32	32	32	32	32	32
SEGA33	33	33	33	33	33	33	33	33	33	33	33	33
SEGA34	34	34	34	34	34	34	34	34	34	34	34	34
SEGA35	35	35	35	35	35	35	35	35	35	35	35	35
AD1								(col	C	ol	
AD2	((ID)	HDD		MP3	USB	⊲⊲	\triangleright	00	\bowtie	REC	0

control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

	1G	2G	3G	4G	5G	6G	7G	8G	9G	10G	11G	12G
SEGA1	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA2	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA3	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA4	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA5	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA6	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA7	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA8	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA9	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA10	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA11	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA12	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA13	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA14	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA15	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA16	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA17	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA18	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA19	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA20	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA21	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA22	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA23	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA24	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA25	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA26	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA27	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA28	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA29	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA30	T1	T2	T3	T4	T5	T6	<u> </u>	T8	T9	T10	T11	T12
SEGA31	T1	T2	T3	T4	T5	T6	<u> </u>	T8	T9	T10	T11	T12
SEGA32	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA33	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA34	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
SEGA35	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12
AD1	T.								17		18	<u> </u>
AD2	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12

control No.	QG/ZBOE-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	

附图 4-3: 时序图Timing Chart


0:10 7::	DCRAM/ADRAM/						ON/C	FF timing	of Grid					Codes selection		
Grid Scan Timing	GSRAM address	1G	2G	3G	4G	5G	6G	7G	8G	9G	10G	11G	12G	DCRAM	ADRAM	
T1	00H	H	L	L	L	L	L	L	L	L	L	L	L	NOTE1	NOTE2	
T2	01H	L	H	اــ	L	L	L	L	L	L	L	L	لــ	NOTE1	NOTE2	
T3	02H	L	L	H	L	L	L	L	L	L	L	L	Ш	NOTE1	NOTE2	
T4	03H	L	L	L	Н	L	L	L	L	L	L	L	L	NOTE1	NOTE2	
T5	04H	L	L	L	L	H	L	L	L	L	L	L	L	NOTE1	NOTE2	
T6	05H	L	L	L	L	L	H	L	L	L	L	L	L	NOTE1	NOTE2	
T7	06H	L	L	Ш	L	L	L	H	L	L	L	L	L	NOTE1	NOTE2	
T8	07H	L	L	L	L	L	L	L	H	L	L	L	L	NOTE1	NOTE2	
T9	08H	L	L	Ш	L	L	L	L	L	H	L	L	Ш	NOTE1	NOTE2	
T10	09H	L	L	L	L	L	L	L	L	L	Н	L	L	NOTE1	NOTE2	
T11	OAH	L	L	L	L	L	L	L	L	L	L	H	L	NOTE1	NOTE2	
T12	0BH	L	L	L	L	L	L	L	L	L	L	L	H	NOTE1	NOTE2	
T13	0CH													*	*	
T14	ODH					Don	't use it	on this t	type					*	*	
T15	0EH													*	*	
T16	0FH													*	*	
T17	10H	L	L	L	L	L	L	L	H	H	L	L	L	20H	NOTE2	
T18	11H	L	L	L	L	L	L	L	L	L	H	H	L	20H	NOTE2	
T19	12H													*	*	
T20	13H													*	*	
T21	14H												*	*		
T22	15H		Don't use it on this type									*				
T23	16H															
T24	17H													*	*	

NOTE1: Set random code by CGROM codes NOTE2: Set the standard pattern by P6-1

*: Don't Care

control No.	QG/ZB0E-VFD 030.07.3-05
Spec. No.	SPC14.03.01-01
MODEL	


Block Diagram and Drive Circuit



注1): RD=10η为限流电路,104电容为电源VDD和VDISP的退耦电容。

Note 1) :The series resister RD = 22n is resister for limitation of over current. The capacitors for noise filter to the VH and VDD.

Power supply sequence



VDD should be applied and higher than 5.0V when applying VDISP.

VDD and VH should be on at the same time, or VDISP should be on after VDD is on.

VDD and VH should be off at the same time, or VDD should be off after VDISP is off.

control No.	QG/ZB0E-VFD 030.07.3-05
	SPC14.03.01-01
MODEL	


1. TIMING CHARACTERISTICS

(Unless otherwise specified, Tj=-20 $^{\circ}$ C ~+85 $^{\circ}$ C , VDISP=50V, LGND=PGND=0V)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CP Frequency	fCLK	-	-	-	0.5	MHz
CP Pulse Width	tcpw	_	700	-	-	ns
Time needed between CS and CP	tcs-cp	_	1000	-	-	ns
Data Setup Time	tDS	-	300	1	-	ns
Data Hold Time	tDH	ı	300	ı	-	ns
Time to Process Data	tDOFF	oscillating	2	-	-	μs
Time need between CP and CS	tcp-cs	_	1000	-	-	ns
Time to wait CS	tcsw	oscillating	1000	-	-	ns
Output Data Delay Time	tODD	1	80	ı	-	ns
Reset Pulse Width	tRST	-	15	-		μs
After Reset Ready Time	tREADY	_	2	-	-	ms

1.1 WAVEFORMS

WRITING WAVEFORM



RESTE(/RESET) CONTROL WAVEFORM




Power-On Reset Circuit

2. FUNCTION DESCRIPTION

2.1 DATA TRANSFER

The Display Control Command and the data are written by an 8-bit serial data transfer. Please refer to the diagram below.



Note: When data is written into the RAM (DCRAM, ADRAM, CGRAM, URAM) in a continuous manner, the address are automatically incremented. Therefore it is not necessary to specify the first byte of the 2nd and later bytes when writing the RAM data.

When the CS pin is set to "LOW" Level, data transfer operation is enabled. 8-bit of data are sequentially inputted into the DA Pin (LSB first). The shift register reads the data at the rising edge of the shift clock. The data is then inputted into the CP Pin. The internal load signals are automatically generated and the data is written to each register and RAM. Thus, it is not necessary to input load signals externally.

When the CS Pin is set to "HIGH" Level, the data transfer operation is disabled. The data input when the CS Pin changes from "HIGH" to "LOW" be recognized in 8-bit units.

2.2 INSTRUCTIONS TABLE

The following are the list of commands issued by IC. When data is written into the RAM in a continuous manner, the addresses are automatically incremented internally. It is therefore not necessary to specify the first byte.

Instruction	MSB				rst By	rte	•	LSB	MSB			Se	cond B	yte		LSB				
instruction	B7	B6	B5	B4 B3 B2		B1	B0	B7	B6	B5	B4	B3	B2	B1	B0					
DCRAM Data Write	0	0	1	X4	Х3	X2	X1	X0	C7	C6	C5	C4	C3	C2	C1	C0				
									*	D30	D25	D20	D15	D10	D5	D0				
									*	D31	D26	D21	D16	D11	D6	D1				
CGRAM Data Write	0	1	0	*	*	Y2	Y2 Y1 Y	Y0	*	D32	D27	D22	D17	D12	D7	D2				
														*	D33	D28	D23	D18	D13	D8
									*	D34	D29	D24	D19	D14	D9	D4				
ADRAM Control Set	0	1	1	X4	Х3	X2	X1	X0	*	*	*	*	E3	E2	E1	E0				
URAM Control Set	1	0	0	*	*	U2	U1	U0	G8	G7	G6	G5	G4	G3	G2	1G				
URAW Control Set	'	U	U			02	UI	00	G16	G15	G14	G13	G12	G11	G10	G9				
Number of Digit Set	1	1	1	0	0	0	*	*	UV	F6	F5	F4	F3	F2	F1	F0				
Dimming Set	1	1	1	0	0	1	*	*	H7	H6	H5	H4	H3	H2	H1	H0				
Display Light On/Off	1	1	1	0	1	0	LS	HS	*	*	*	*	*	*	*	*				
Standby Mode	1	1	1	0	1	1	*	ST	*	*	*	*	*	*	*	*				
Test Mode	1	1	1	1	1	1	*	*	L7	L6	L5	L4	L3	L2	L1	L0				

2nd Byte 3rd Byte 4th Byte 5th Byte 6th Byte

Notes:

- *=Not Relevant.
- 2.
- Xn=Duty Timing (Digit) Address Set, n=0 to 4. Cn=CGRAM/CGROM Character Code Bit, n=0 to 7.
- 4. Yn=CGRAM Address Bit, n=0 to 2.
- Dn=CGRAM Character Code Setting, n=0 to 34.
- En=Segment Pin Setting, n=0 to 3. Un=URAM Address Set, n=0 to 2.
- Gn=Grid ON/OFF Setting, n=1 to 16.
- Fn=Number of Digits Set, n=0 to 6.
- 10. UV="1": Universal Function Enable. UV="0": Universal Function Disable.
- Hn=Dimming Quantity Setting, n=0 to 7.
- 12. HS="1": All Output (Anode, Segment) Data="H".
- 13. HS="0": Normal Mode.
- 14. LS="1": All Output (Anode, Segment) Data="L". LS="0": Normal Mode.
 15. ST="1": Stand-by Mode.
- ST="0": Normal Mode.
- 16. Ln=Test Mode Command Setting, n=0 to 7.

2.3 DATA CONTROL RAM (DCRAM) DATA WRITE COMMAND

The DCRAM Data Write Command is used to specify the address of the DCRAM and writes the character code of the CGROM and CGRAM (C0 to C7 bits). The DCRAM consists of 5 address bits which are used to store the CGRAM & CGROM character codes. The character codes specified by the DCRAM are converted to a 5 x 7 dot matrix character pattern via the CGROM and CGRAM. The DCRAM can each store up to 24 characters. The DCRAM Data Write Command Format is shown below.

	MSB							LSB	
1st Byte	В7	В6	B5	B4	В3	B2	B1	B0	DCRAM Data Write Mode is selected and the DCRAM
(1st)	0	0	1	X4	Х3	X2	X1	X0	Address is specified. (i.e. DCRAM Address=0H)
							,	,	
	MSB							LSB	
2nd Byte	В7	B6	B5	B4	В3	B2	B1	В0	CGROM & CGRAM Character Codes are specified.
(2nd)	C7	C6	C5	C4	C3	C2	C1	C0	(They are written into the DCRAM Address 0H)

During a continuous data write operation from one DCRAM Address to the next, it is not necessary to specify the DCRAM address since they are automatically incremented; however, the character code must be specified. Please refer to the information below.

	MSB							LSB	
2nd Byte	B7	В6	B5	B4	В3	B2	B1	B0	Character Code of CGRAM & CGROM are specified
(3rd)	C7	C6	C5	C4	C3	C2	C1	C0	and written into the DCRAM Address 1H.
	MSB							LSB	
2nd Byte	В7	В6	B5	B4	B3	B2	B1	B0	Character Code of CGRAM & CGROM are specified
(4th)	C7	C6	C5	C4	C3	C2	C1	C0	and written into the DCRAM Address 2H.
				:					
				:					
	MSB							LSB	
2nd Byte	В7	B6	B5	B4	В3	B2	В1	В0	Character Code of CGRAM & CGROM are specified and
(25th)	C7	C6	C5	C4	C3	C2	C1	C0	written into the DCRAM Address 17H.
							•	•	
	MSB							LSB	
2nd Byte	В7	B6	B5	B4	B3	B2	B1	B0	Character Code of CGRAM & CGROM are specified and
(26th)	C7	C6	C5	C4	C3	C2	C1	C0	written into the DCRAM Address 0H.

where

^{1.} X4 (MSB) to X0 (LSB): DCRAM Address Bits (24 Characters).

^{2.} C7 (MSB) to C0 (LSB): CGROM & CGRAM Character Code Bits (256 Characters).

Please refer to the table below for the Duty Timing position and DCRAM Address setting relationship.


					on and DCRAIN Address setting relationship.
X4	Х3	X2	X1	X0	Duty Timing Position
0	0	0	0	0	T1 (1G is used)
0	0	0	0	1	T2 (2G is used)
0	0	0	1	0	T3 (3G is used)
0	0	0	1	1	T4 (4G is used)
0	0	1	0	0	T5 (5G is used)
0	0	1	0	1	T6 (6G is used)
0	0	1	1	0	T7 (7G is used)
0	0	1	1	1	T8 (8G is used)
0	1	0	0	0	T9 (9G is used)
0	1	0	0	1	T10 (10G is used)
0	1	0	1	0	T11 (11G is used)
0	1	0	1	1	T12 (12G is used)
0	1	1	0	0	T13 (13G is used)
0	1	1	0	1	T14 (14G is used)
0	1	1	1	0	T15 (15G is used)
0	1	1	1	1	T16 (16G is used)
1	0	0	0	0	T17 (Only Universal is used)
1	0	0	0	1	T18 (Only Universal is used)
1	0	0	1	0	T19 (Only Universal is used)
1	0	0	1	1	T20 (Only Universal is used)
1	0	1	0	0	T21 (Only Universal is used)
1	0	1	0	1	T22 (Only Universal is used)
1	0	1	1	0	T23 (Only Universal is used)
1	0	1	1	1	T24 (Only Universal is used)

2.4 CGRAM DATA WRITE COMMAND

The Character Generator RAM (CGRAM) Data Write Command is used to specify the CGRAM address (00H to 07H) and write the character pattern data. It consists of 3 address bits which is used to store the 5 x 7 dot matrix character patterns. The CGRAM can store up to 8 types of character patterns which may be displayed by specifying the Character Code (DCRAM Address). The CGRAM Data Write Command Format is given below.

	MSB							LSB	_
1st Byte	B7	B6	B5	B4	B3	B2	B1	B0	CGRAM Data Write Mode is selected and the CGRAM
(1st)	0	1	0	*	*	Y2	Y1	Y0	Address is specified (i.e. CGRAM Address=00H).
					<u>.</u>	•			-
	MSB							LSB	7
2nd Byte	B7	В6	B5	B4	В3	B2	B1	B0	1st Column Data is specified and rewritten into the
(2nd)	*	D30	D25	D20	D15	D10	D5	D0	CGRAM Address 00H.
					l		1		-
	MSB							LSB	-
2nd Byte	B7	В6	B5	B4	В3	B2	B1	B0	2nd Column Data is specified and rewritten into the
(3rd)	*	D31	D26	D21	D16	D11	D6	D1	CGRAM Address 00H.
	MSB	T	1	1	1	Т	1	LSB	1
2nd Byte	MSB B7	В6	B5	B4	В3	B2	B1	В0	3rd Column Data is specified and rewritten into the
2nd Byte (4th)		B6 D32	B5 D27	B4 D22	B3 D17	B2 D12	B1 D7		3rd Column Data is specified and rewritten into the CGRAM Address 00H.
•	B7 *					ļ		B0 D2	· ·
•	B7 * MSB	D32	D27	D22	D17	D12	D7	B0 D2 LSB	· ·
(4th) 2nd Byte	B7 *					ļ		B0 D2	CGRAM Address 00H. 4th Column Data is specified and rewritten into the
(4th)	B7 * MSB	D32	D27	D22	D17	D12	D7	B0 D2 LSB	CGRAM Address 00H.
(4th) 2nd Byte	B7 * MSB B7 *	D32	D27	D22	D17	D12	D7	B0 D2 LSB B0 D3	CGRAM Address 00H. 4th Column Data is specified and rewritten into the
(4th) 2nd Byte (5th)	B7 * MSB B7 *	D32 B6 D33	D27 B5 D28	D22 B4 D23	D17 B3 D18	D12 B2 D13	D7 B1 D8	B0 D2 LSB B0 D3 LSB	CGRAM Address 00H. 4th Column Data is specified and rewritten into the CGRAM Address 00H.
(4th) 2nd Byte	B7 * MSB B7 *	D32	D27	D22	D17	D12	D7	B0 D2 LSB B0 D3	CGRAM Address 00H. 4th Column Data is specified and rewritten into the

During a continuous data write operation from one CGRAM Address to the next, it is not necessary to specify the CGRAM address since they are automatically incremented; however, the character pattern data must be specified. The 2nd to the 6th character pattern data byte are considered as one data item, therefore 2µs is sufficient value for parameter tDOFF between bytes. Please refer to the information below.




^{1.} Y2 (MSB) to Y0 (LSB): CGRAM Address Bits (8 characters).

^{2.} D34 (MSB) to D0 (LSB): Character Pattern Data Bits (35 outputs).

Please refer below for the CGROM Address and CGRAM Address Setting relationship.

Y2	Y1	Y0	CGROM Address	HEX
0	0	0	RAM00 (0000000B)	0
0	0	1	RAM01 (0000001B)	1
0	1	0	RAM02 (0000010B)	2
0	1	1	RAM03 (0000011B)	3
1	0	0	RAM04 (00000100B)	4
1	0	1	RAM05 (00000101B)	5
1	1	0	RAM06 (00000110B)	6
1	1	1	RAM07 (00000111B)	7

The CGROM and CGRAM output area placement is given in the table below.




The Character Generator ROM (CGROM) consists of 8 CGROM Address bits generating 5 \times 7 dot matrix character patterns. It can store up to a maximum of 248 types of character patterns.

2.5 ADRAM CONTROL SET COMMAND

The Additional Data RAM (ADRAM) consists of 5 address bits used to store the symbol data. It can store up to 4 types of symbol patterns per timing. The symbol data specified by the ADRAM is directly outputted. The terminals to which the ADRAM data are outputted may be used as a cursor. The ADRAM command format is given below.

	MSB							LSB	_
1st Byte	B7	В6	B5	B4	ВЗ	B2	B1	В0	ADRAM Data Write Mode is selected and the
(1st)	0	1	1	X4	X3	X2	X1	X0	ADRAM address is specified. (i.e. ADRAM Address = 0H)
	MSB							LSB	
2nd Byte	B7	В6	B5	B4	В3	B2	B1	В0	Symbol Data is specified and written into the
(2nd)	*	*	*	*	E3	E2	E1	E0	ADRAM Address 0H.

During a continuous data write operation from one ADRAM Address to the next, it is not necessary to specify the ADRAM address since they are automatically incremented; however, the symbol data must be specified. Please refer to the information below.



	MSB							LSB
2nd Byte	В7	В6	B5	B4	В3	B2	B1	B0
(26th)	*	*	*	*	E3	E2	E1	E0


Symbol Data is specified and rewritten into the ADRAM Address 0H.

where:

^{1.} X4 (MSB) to X0 (LSB): ADRAM Address Bits (24 Characters).

^{2.} E5 (MSB) to E0 (LSB): Symbol Data Bits (Symbol Data per timing).

Please refer to below for the segment position setting relationship.



Please refer to the table below for segment (E0~E3) position and ADRAM (X0~X4) Duty Timing (Digit) Address setting relationship.

Duty Timing (Digit) Address	S4 (E3)	S3 (E2)	S2 (E1)	S1 (E0)
T1 (01100000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T2 (01100001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T3 (01100010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T4 (01100011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T5 (01100100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T6 (01100101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T7 (01100110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T8 (01100111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T9 (01101000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T10 (01101001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T11 (01101010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T12 (01101011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T13 (01101100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T14 (01101101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T15 (01101110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T16 (01101111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T17 (01110000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T18 (01110001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T19 (01110010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T20 (01110011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T21 (01110100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T22 (01110101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T23 (01110110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T24 (01110111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF

2.6 URAM CONTROL SET COMMAND

The Universal RAM (URAM) consists of 3 address bits used to store the symbol data. It can store up to 16 types of symbol patterns per timing (T17~T24). The symbol data specified by the URAM is directly outputted. The URAM command format is given below.

	MSB							LSB	_
1st Byte	B7	B6	B5	B4	В3	B2	B1	В0	Universal Control Set Mode is selected and the URAM address is specified. (i.e. URAM
(1st)	1	0	0	*	*	U2	U1	U0	Address=00H)
	MSB							LSB	_
2nd Byte	В7	B6	B5	B4	B3	B2	B1	В0	1st Data is specified and rewritten into the URAM
(2nd)	8G	7G	6G	5G	4G	3G	2G	1G	Address 00H.
	MSB							LSB	
2nd Byte	В7	В6	B2	B5	B4	B3	B1	В0	2nd Data is specified and rewritten into the URAM
(3rd)	16G	15G	14G	13G	12G	11G	10G	9G	Address 00H.

During a continuous data write operation from one URAM Address to the next, it is not necessary to specify the URAM address since they are automatically incremented; however, the character pattern data must be specified. The 2nd to the 3th character pattern data byte are considered as one data item, **therefore 2µs is sufficient value for parameter tDOFF between bytes**. Please refer to the information below.

	MSB							LSB
2nd Byte	В7	B6	B5	B4	В3	B2	B1	В0
(4th)	8G	7G	6G	5G	4G	3G	2G	1G
	,							

1st Column Data is specified and rewritten into the URAM Address 01H.

	MSB							LSB
2nd Byte	B7	B6	B5	B4	B3	B2	B1	B0
(5th)	16G	15G	14G	13G	12G	11G	10G	9G

2nd Column Data is specified and rewritten into the URAM Address 01H.

where:

- 1. U2 (MSB) to U0 (LSB): URAM Address Bits.
- 2. 16G (MSB) to 1G (LSB): Grid Pin Setting.

Please refer to the table below for the Grid (1G ~16G) position and URAM (U0~U2) Duty Timing Address setting relationship.

Duty Timin	g (Digit) A	Address		1G	2G		15G	160
Universal Name	, , , ,		10	26		150	16G	
T17	0	0	0	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T18	0	0	1	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T19	0	1	0	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T20	0	1	1	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T21	1	0	0	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T22	1	0	1	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T23	1	1	0	ON/OFF	ON/OFF	•••••	ON/OFF	ON/OFF
T24	1	1	1	ON/OFF	ON/OFF		ON/OFF	ON/OFF

Notes:

- 1. 1G ~16G ="0": Grid is turned "OFF".
- 2. 1G ~16G ="1": Grid is turned "ON".

2.7 NUMBER OF DIGITS SET COMMAND

The Number of Digits Set Command is used to write the number of display digits into the display digit register. Using a 7-bit data, the Number of Digits Set Command can display 16 to 24 digits. When the power is turned ON or when the /RESET signal is inputted, the value of B7 to B4 is set to "0" and the value of B3 to B0 is set to "1". It is advisable to always execute this command before the turning on the display. The command format is given below.


	MSB							LSB
and Duto	В7	B6	B5	B4	В3	B2	B1	В0
2nd Byte	UV	F6	F5	F4	F3	F2	F1	F0

The Number of Digits Set Mode is selected and the number of digit value is specified, Universal Function set to ON/OFF.

where:

- 1. F6 (MSB) to F0 (LSB): Display Duty Data Bits (24 stages).
- 2. UV (MSB): Universal Function Set.

The table below shows the relationship between the Setup Data and the Controlled Duty Timing (Digit).



Output port ON/OFF setting

	1G	2G	3G	4G	5G	6G	7G	8G	9G	10G	11G	12G	13G	14G	15G	16G	S1	S2	S3	S4
T1	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L				
T2	L	Η	L	L	L	L	L	L	L	L	L	L	L	L	L	L				
T3	L	L	Η	L	L	L	L	L	L	L	L	L	L	L	L	L				
T4	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L				
T5	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L				
T6	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L				
T7	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L				
T8	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L				
T9	L	L	L	L	L	L	L	L	Η	L	L	L	L	L	L	L				
T10	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L		Or	n/Off	
T11	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L				.,
T12	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L			ing b	y
T13	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L		AD	RAM	
T14	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L				
T15	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Η	L				
T16	L	L	١	١	١	L	L	L	١	Ш	L	٦	L	L		Н				
T17																				
T18																				
T19						Ω_{n}	Off	90	ttin	a h	, LID	АМ								
T20							UII	3 e	LLIII	ց ոչ	/ UR									
T21																				
T22																				
T23																				
T24																				

Notes:

1. When not using URAM: Grid scan from T1 to T16

2. When using URAM: T17 to T24 can be set by universal command

 $\frac{\text{FRAME FREQUENCY}}{\text{Frame Frequency=f}_{\text{OSC}} x \, \frac{1}{256} \times \frac{1}{(X-Y)}} \, , \, X=1 \text{~-16}, \, Y=1 \text{~-8}$

Where X means the digits of T1 to T16 and Where Y means the digits of T17 to T24 $\,$

2.8 DIMMING SET COMMAND (GRID, ANODE AND SEGMENT)

The Dimming Set Command is used to write the display duty value to the duty cycle register. Using a 8-bit data, the display duty adjusts the contrast in 240 stages. When the power is turned ON or when the /RESET signal is inputted, the duty cycle register value is set to "0". It's advisable to always execute this command before turning on the display, after which the desired duty value may be set. The command format is given below.

1st Byte

MSB							LSB
B7	В6	B5	B4	В3	B2	B1	B0
1	1	1	0	0	1	*	*

To select the dimming data set


2nd Byte

MSB							LSB
В7	В6	B5	B4	В3	B2	B1	В0
H7	H6	H5	H4	Н3	H2	H1	H0

Display Duty Set Mode is selected and the duty value is specified.

The relationship between the Setup Data, Controlled Output Duty and the Synchronous Signal Quantity are given in the table below.

H7	Н6	H5	H4	Н3	H2	H1	Н0	Dimming Quantity	Synchronous Signal Quantity (SYNC pin)
0	0	0	0	0	0	0	0	0/255 x T	0/255 x T
0	0	0	0	0	0	0	1	1/255 x T	1/255 x T
0	0	0	0	0	0	1	0	2/255 x T	2/255 x T
0	0	0	0	0	0	1	1	3/255 x T	3/255 x T
0	0	0	0	0	1	0	0	4/255 x T	4/255 x T
:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:
1	1	1	0	1	1	1	1	239/255 x T	239/255 x T
1	1	1	1	0	0	0	0	240/255 x T	240/255 x T
1	1	1	1	0	0	0	1	240/255 x T	240/255 x T
:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	240/255 x T	240/255 x T
1	1	1	1	1	1	1	1	240/255 x T	240/255 x T



where:

1. n=number of Grid.

2. T=T1 + T2

T1=Brightness pulse width T2=Blank pulse `width

2.9 DISPLAY LIGHT SET COMMAND

The Display Light Set Command is used to turn all display lights ON or OFF. All Display Lights On Mode is primarily used for testing the display. The All Display Light OFF Mode is used for the blinking display and to prevent any malfunction when the power is turned on. The command format is given below.

	MSB							LSB
1ot Puto	B7	В6	B5	B4	В3	B2	B1	B0
1st Byte	1	1	1	0	1	0	LS	HS

where:

- 1. HS: All Display Lights are turned ON.
- 2. LS: All Display Lights are turned OFF.

The table below shows Segment and Anode Display Status in relation to the Display Light Set Command data.

Bit Name	Segment and Anode Display Status
HS	"0": Normal Display Mode "1": All outputs (Anode, Segment)="High" The duty of Outputs will follow Dimming Setting.
LS	"0": Normal Display Mode "1": All outputs (Anode, Segment)="Low" and the "HS" bit become don't-care. The duty of Outputs will follow Dimming Setting

2.10 STAND-BY MODE COMMAND

The Stand-by Mode Command is stopped the IC's OSC Frequency and entered into the Test Mode Function. However, in the meantime, the Anode, Segment and Grid will be Low Level Output when ST set to "1" of the Stand-by Mode Command. Otherwise, it is a Normal Mode (OSC Frequency Activize) when ST set to "0".

	MSB							LSB
1st Byte	B7	В6	B5	B4	В3	B2	B1	В0
ist byte	1	1	1	0	1	1	*	ST

where:

- 1. ST="0": Normal Mode. ST="1": Stand-by Mode.
- 2. *=Reserved.

2.11 RESET FUNCTION

When IC is initialized, the internal status after power supply has been reset as follows.

Instruction	At Reset Condition
DCRAM	DCRAM Address=00H All DCRAM Data=20H
CGRAM	CGRAM Address=00H All CGRAM Data=00H
ADRAM	ADRAM Address=00H All ADRAM Data=00H Segment OFF(S1~S4 off)
URAM	URAM Disable URAM Address=00H All URAM Data=00H Grid OFF(1G~16G off)
Number of Digit Set	F0~F3="1111", F4~F6="000" Universal Function Disable (UV="0")
Dimming Set	Dimming Quantity=0/255 (H0~H7="0")
Display Light Set	HS="0" LS="1" Normal Mode(Display all off)
Stand-by Mode	ST="0" (Normal Mode)

3. FONT TABLE

CGROM, which is ROM for generating character patterns of 5×7 dots from 8-bit character codes, generates 248 types of character patterns. The character codes 00H to 07H are allocated to the CGRAM.

Code No.: 001

: 001																
MSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
LSB																
0000	RAM0															
0001	RAM1															
0010	RAM2															
0011	RAM3															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000																
1001																
1010																
1011																
1100																
1101																
1110																
1111																

Vacuum Fluorescent Display Quality Inspection Standard 真空荧光显示屏质量检验标准

General 一般

This standard should be adapted to the VFD quality inspection. 本规格书只适用于真空荧光显示屏的质量检验

Inspection Condition 检验条件

Item 项目	Condition 条件
①VFD Operating Condition	Typ. Recommended Condition
VFD 驱动条件	推荐的驱动条件
②Inspection Aide	The inspection is to be performed with ZBOE standard filter or
检验附带条件	a applicable customer's filter and unaided eyes from 300mm
	distance under brightness of $90{\sim}110$ Lx.
	用 ZBOE 标准的滤色板或顾客指定的滤色板检验,在观察距离约为
	300mm、周围照度约为 90~110Lx 的环境状态下,用目测判定。
③Defect Point Definition 不良点的测定方法	$\emptyset S = \frac{a+b}{2}$

Limit sample should be provided upon mutual agreement by both parties when necessary. 必要时可以通过双方相互协商下保存限度样品。

Individual Quality Standard 个别质量检验标准


	Individual Quality Sta	andard 个别质重位验标准
Item 项目	Phenomena 现象	Criterion 判定标准
① Foreign	Spots (Black spot) on the lighted	1.A black spot of over ø 0.3mm is counted as defected
Particles	segment due to dirt or dust.	point.
Black Spot	笔段中不发光的斑点 (黑点)。	不允许有超过 S=ø 0.3mm 的黑点。
Printing Error		2.In case of spot size is over ø 0.2mm, less than ø
管内异物		0.3mm, one spot on the same segment, or maximum 3
黑点		spots in a digit is to be allowed.
印刷不良		ø 0.2 mm \sim ø 0.3 mm 之间的黑点,同一笔段内允许 1
		个,同一产品内允许3个。
	\	3.A spot of less than ø 0.2mm should not be counted as
		defect point.
		ø 0.2mm 以下的黑点允许存在。
② Irregularity of	Partial irregularity on a segment.	1.Acceptable size of irregularities with respect to the
segment shape by	部分笔段不规则的形状。	segment width (L).
printing error.		允许范围内的不规则笔段形状(笔段宽度为L)
印刷不良引起的	l b u b =	a=0.3mm max, b=0.3mm max;
笔段不规则形		a=0.3mm 以下,b=0.3mm ;
状。		2.In case of the (L) below 0.5mm wide, the acceptable
		irregularities is $a=1/2$ max of the segment width (L).
		笔段宽度在 0.5mm 以下, 笔段不规则形状不得超过
		笔段的 1/2。
③ Uneven	Partial dark area on the lighted	No significant irregularity of luminance is acceptable.
Luminance	segment.	不允许存在明显的亮度不匀。
亮度不匀	发光笔段有亮度差异。	
④ Shaded	Shaded area appeared on the	1.Shaded Segments up to 1/3 of the segment width are
Segment	edge of segment.	accepted
笔段阴影	笔段边缘的阴影。	不允许有超过笔段宽度 1/3 的阴影。
	↓	2.In case of a segment below 0.5mm wide, the
		acceptable shaded segment should be up to 1/2 of the
	' †	segment wide.
	V	笔段宽度在0.5mm以下,不允许有超过笔段宽度 1/2的阴影。
⑤ Extra lighting	Undesirable lighting area or points,	Extra lighting which can be clearly observed through
多余亮点	a star dust or a bright spot due like	the specified filter should be judged as a defect.
	to extra phosphor particle.	通过指定的滤色板,若能清楚地观察到额外的亮点就
	多余的星屑状、亮点状发光体。	判定为不合格品。
Scratch/Stain	A scratch, dent, or foreign	1.Scratch which can be clearly observed through the
on/in glass	particles such as stain, attached	specified filter should be judged as defect.
玻璃的污迹和	on the surface or the inside of the	通过指定的滤色板,若能清楚地观察到划伤就判定为
划伤	front glass.	不合格品
	表玻璃内外面上的划伤、凹痕、	2. The criterion for the dent and foreign particle are the
	异物附着。	same as the specified in ①.
		凹痕、污迹的判定标准同①。
7 Chip on the	For chip on the front glass and	Refer to the next page.
front glass and	base plate, refer to the next page.	见下一页。
base plate	面玻璃和基板缺口见下一页。	
面玻璃和基板缺口		

Criterion for the glass chip on the front glass or the base plate 面玻璃和基板缺口的检验标准

Black frame

封接低玻粉

Definition 定义



a: depth of chipping

缺口深度

b: length of chipping

缺口长度

c: chipping size in relation to thickness of the side glass

缺口尺寸与玻框的关系

L: package width (length wide)

玻盖宽度(长度方向)

Judgment Criterion 判定标准

1. Chipping size Spec. 缺口尺寸规定

	a (VFD)	a (FLVFD)	b	С	
	within the				
I < 100	black	3.Omax	10max	1 /2mov	
L≤100	frame	5. Ulliax	Tullax	1/3max	
	封接低玻粉内				
	within the				
I \100	black			1 /2mov	
L>100	frame	3.5max	15max	1/3max	
	封接低玻粉内				

VFD: Vacuum Fluorescent Display

荧光显示屏

FLVFD: Front Luminous Vacuum Fluorescent Display

前面发光型荧光显示屏

2. A chip with "a" less than 1mm should not be counted as defect point.

a尺寸小于 1mm 的缺口不作为不合格品。

3. A chip area covered with sealing cement should not be counted as defect point.

封接前的缺口在封接时封着了低玻粉为合格品。

4. Upto 3 chip within this specification in a same display to be allowed.

同一产品最多允许有3处缺口。