


DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

- INPUT MULTIPLEXER:
 - 4 STEREO INPUTS
 - SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- INPUT AND OUTPUT FOR EXTERNAL EQUALIZER OR NOISE REDUCTION SYSTEM
- VOLUME CONTROL IN 1.25dB STEPS
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
 - 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
 - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL PC BUS




The TDA7318 is a volume, tone (bass and trebie) balance (Left/Right) and fader (front/rea) processor for quality audio applications in car radio and Hi-Fi systems.



Selectable input gain is provided. Control is accomplished by serial I²C by smicroprocessor interface. The AC signal setting is obtained by resistor networks and switches acmiuned with operational amplifiers.


Thanks to the used BIPOLAR/CMOS Tecnology, Low Distortion, Low Noise and Low DC stepping are polained.

PIN CONNECTION (Top view)



November 1999 1/14

TEST CIRCUIT



THERMAL DATA

Symbol	Description	SO28	DIP28	Unit
R _{th j-pins}	Thermal Resis and Junction-pins max	85	65	°C/W


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₅	Operating Supply Voltage	10.2	V
T _{ai 1b}	Operating Ambient Temperature	-40 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
V_{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio		106		dB
Sc	Channel Separation f = 1KHz		103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2db step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 6.25dB step	0		18.75	dB
	Mute Attenuation		100		dB

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (refer to the test circuit $T_{amb} = 25^{\circ}C$, $V_{S} = 9V$, $R_{L} = 10K\Omega$, $R_{G} = 600\Omega$, all controls flat (G = 0), f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	9	10	V
I _S	Supply Current		4	8	11	mA
SVR	Ripple Rejection		60	85		dB
NPUT SEL	ECTORS					
R _{II}	Input Resistance	Input 1, 2, 3, 4	35	50	70	ΚΩ
V_{CL}	Clipping Level		2	2.5		Vrms
S _{IN}	Input Separation (2)		80	100		ι'B
R_{L}	Output Load resistance	pin 7, 17	2		*	$K\Omega$
G_{INmin}	Min. Input Gain		-1	0	1	dB
G _{INmax}	Max. Input Gain		17	15.75	20	dB
G _{STEP}	Step Resolution		5	3.25	7.5	dB
e _{IN}	Input Noise	G = 18.75dB	SO T	2		μV
V_{DC}	DC Steps	adjacent gain steps		4	20	mV
	·	G = 18.75 to Mute		4		mV
OLUME C	ONTROL					
R _{IV}	Input Resistance	-WS	20	33	50	kΩ
C _{RANGE}	Control Range		70	75	80	dB
A _{VMIN}	Min. Attenuation		-1	0	1	dB
A _{VMAX}	Max. Attenuation		70	75	80	dB
A _{STEP}	Step Resolution		0.5	1.25	1.75	dB
E _A	Attenuation Set Error	Av = 0 to -20dB Av = -20 to -60dB	-1.25 -3	0	1.25 2	dB dB
E _T	Tracking Error				2	dB
V _{DC}	DC Steps	adjacent attenuation steps		0	3	mV
	ATTE HATODO	From 0dB to Av max		0.5	7.5	mV
	ATTENUATORS			ı		I
Crango	Control Range		35	37.5	40	dB
<u> </u>	Step Resolution		0.5	1.25	1.75	dB
EA	Attenuation set error				1.5	dB
A _{MUTE}	Output Mute Attenuation		80	100		dB
V_{DC}	DC Steps	adjacent att. steps from 0 to mute		0 1	3 10	mV mV
BASS CON	TROL (1)					
Gb	Control Range	Max. Boost/cut	<u>+</u> 12	<u>+</u> 14	<u>+</u> 16	dB
B _{STEP}	Step Resolution		1	2	3	dB
R _B	Internal Feedback Resistance		34	44	58	ΚΩ
TREBLE CO	ONTROL (1)					
Gt	Control Range	Max. Boost/cut	<u>+</u> 13	<u>+</u> 14	<u>+</u> 15	dB
T _{STEP}	Step Resolution		1	2	3	dB

dΒ

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
AUDIO OU	TPUTS					
V _{OCL}	Clipping Level	d = 0.3%	2	2.5		Vrms
R_{L}	Output Load Resistance		2			ΚΩ
C_L	Output Load Capacitance				10	nF
R _{OUT}	Output resistance		30	75	120	Ω
V _{OUT}	DC Voltage Level		4.2	4.5	4.8	V
GENERAL						
e _{NO}	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV
		A curve all gains = 0dB		3	Cili	μV
S/N	Signal to Noise Ratio	all gains = 0dB; V _O = 1Vrms		11.6		dB
d	Distortion	$A_V = 0, V_{IN} = 1 Vrms$ $A_V = -20 dB V_{IN} = 1 Vrms$ $V_{IN} = 0.3 Vrms$	01	0.04 0.04	0.1 0.3	% % %
Sc	Channel Separation left/right	h.C	80	103		dB
	Total Tracking error	$A_V = 0$ to -20dB		0	1	dB

BUS INPUTS

V_{IL}	Input Low Voltage		1	V
V _{IH}	Input High Voltage	3		V
I _{IN}	Input Current	-5	+5	μΑ
Vo	Output Voltage SDA Ic = 1.6mA Acknowledge		0.4	V

-20 to -60 dB

Notes:

- (1) Bass and Treble response see atta could diagram (fig.19). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A. s. vr. la. d.f.rst order bass response can be realized by a standard feedback network
- (2) The selected input is grc unded thru the $2.2\mu\text{F}$ capacitor.

Figure 1: Noise vs. Volume/Gain Settings




Figure 2: Signal to Noise Ratio vs. Volume




Figure 3: Distortion & Noise vs. Frequency




Figure 5: Distortion vs. Load Resistance




Figure 7: Input Separation (L1 \rightarrow L2, L3, L4) vs. Frequency




Figure 4: Distortion & Noise vs. Frequency




Figure 6: Channel Separation (L \rightarrow R) vs. Frequency





Figure 8: Supply Voltage Rejection vs. Frequency



47/

Figure 9: Output Clipping Level vs. Supply Voltage




Figure 11: Supply Current vs. Temperature




Figure 13. Typical Tone Response (with the ext. components indicated in the test circuit)




Figure 10: Quiescent Current vs. Supply Voltage





Figure 12: Bass Resistance vs. Temperature



I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7318 and viceversa takes place thru the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 14, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.15 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an ac-

knowledge bit. The MSB is transferred first.

Acknowledge

The master (μP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 16). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach or course is less protected from misworking and decreases the noise immunity.

Figure 14: Data Validity on the I²CBUS




Figure 15: Think is Diagram of I²CBUS





Figure 16: Acknowledge on the I²CBUS




SOFTWARE SPECIFICATION Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7318

address (the 8th bit of the byte must be 0). The TDA7318 must always acknowledge at the end of each transmitted byte.

- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



ACK = Acknowledge

S = Start

P = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Chip address

1	0	0	2	Q,	0	0	0
MSB		,					LSB

DATA BYTES

MSB							LSB	FUNCTION
0	0	B2	B1	В0	A2	A1	A0	Volume control
1 1	1	0	B1	В0	A2	A1	A0	Speaker ATT LR
1 1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	В0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	В0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 6.25dB steps

SOFTWARE SPECIFICATION (continued)

DATA BYTES (detailed description)

Volume

MSB							LSB	FUNCTION
0	0	B2	B1	В0	A2	A1	A0	Volume 1.25dB steps
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
0	0	B2	B1	В0	A2	A1	A0	Volume 10dE sანცი
		0	0	0				C
		0	0	1				-10
		0	1	0				-20
		0	1	1				-30
		1	0	0				-40
		1	0	1				-50
		1	1	0				-60
		1	1	1		- 1	0	-70

Speaker Attenuators

	1 1	1 1	0 1		×(S,	-60 -70					
For example a volum	ne of -45d	B is given	by:		716							
0 0 1 0 0 1 0 0		_		C	0,							
				200-								
				()								
			. /									
Speaker Attenuators												
MSB		<u>_,c\</u>				LSB	FUNCTION					
1 0	0	31	B0	A2	A1	A0	Speaker LF					
1 0	1	B1 B1	B0 B0	A2 A2	A1 A1	A0 A0	Speaker RF Speaker LR					
1 1	1	B1	B0	A2	A1	A0	Speaker RR					
				0	0	0	0					
46				0	0	1	-1.25					
16,				0	1	1	-2.5 -3.75					
~O)				1	0	0	-5.75 -5					
5				1	0	1	-6.25					
W -				1	1	0	-7.5					
				1	1	1	-8.75					
		0	0				0					
		0	1				-10 20					
		1	0 1				-20 -30					
		1	1	1	1	1	Mute					

For example attenuation of 25dB on speaker RF is given by:

10110100

Audio Switch

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
					0	0	0	Stereo 1
					0	0	1	Stereo 2
					0	1	0	Stereo 3
					0	1	1	Stereo 4
					1	0	0	Not allowed
					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
			0	0				+18.75dB
			0	1				+12.5dB
			1	0				+6.25dB
			1	1				0dB


Bass and Treble


			1 0				+6.25dB 0dB	16				
For example	e to select th	e steren 2	innut with a	nain of ±12	5dR the 8hi	t etrina ie:	OUD	43-				
For example to select the stereo 2 input with a gain of +12.5dB the 8bit string is:												
0 1 0 0 1	0 0 1						-9n					
						~ (
Bass and 1	Ireble				A. (2						
0	1	1	0	C3		C1	C0	Bass				
0	1	1	1	C3	<u>C'5</u>	C1	C0	Treble				
				0		0	0	-14				
				0	0	0	1	-12				
				0	0	1	0	-10				
				0	0	1	1	-8				
				0	1	0	0	-6				
			16	0 0	1	1	1	-4 -2				
			*(2)	0	1	1	1	0				
				U	'	'	1	U				
		41)		1	1	1	1	0				
				1	1	1	0	2				
				1	1	0	1	4				
				1	1	0	0	6				
				1	0	1	1	8				
	x (2)			1	0	1	0	10				
\ \ (2/			1	0	0	1	12				
				1	0	0	0	14				

C3 = Sign For example Bass at -10dB is obtained by the following 8 bit string: 0 1 0 0 0 1 0

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			2.65			0.104	
a1	0.1		0.3	0.004		0.012	
b	0.35		0.49	0.014		0.019	
b1	0.23		0.32	0.009		0.013	
С		0.5			0.020		
c1	45° (typ.)						
D	17.7		18.1	0.697		0.713	
E	10		10.65	0.394		0.419	
е		1.27			0.050		
e3		16.51			0.65		
F	7.4		7.6	0.291		0.299	
L	0.4		1.27	0.016		0.050	
S	8 ° (max.)						


OUTLINE AND MECHANICAL DATA






DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			37.34			1.470	
Е	15.2		16.68	0.598		0.657	
е		2.54			0.100		
e3		33.02			1.300		
F			14.1			0.555	
ı		4.445			0.175		
L		3.3			0.130		

OUTLINE AND MECHANICAL DATA







Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

Purchase of I²C Components of STMicrolectronics, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

