8253/54 Timer




Figure 13-1. 8253 Pin and Function Diagram (Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)

Addressing the 8253/54

Table 13-1: Addressing 8253/54

CS	A1	A0	Port
0	0	0	Counter 0
0	0_	1	Counter 1
0	1	0	Counter 2
0	1	1	Control register
1	X	X	8253/54 is not selected

(Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)

8253/54 Control Word




Figure 13-2. 8253/54 Control Word Format (Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)

8253/54 Operating Modes

Mode 0	Interrupt on terminal count
Mode 1	Programmable one shot
Mode 2	Rate Generator
Mode 3	Square wave rate Generator
Mode 4	Software triggered strobe
Mode 5	Hardware triggered strobe

8253/54 Connections in the PC




Figure 13-4. 8253 Chip Connections in the PC

Initializing the 8254 timer chip

;INIT_TMR ; This procedure ; counter 0 to 9	EQU EQU ****** e intia	41H 42H **********************************	th	**************************************
INIT_TMR	PROC I	FAR		
	PUSH 2	AX		
		AL, 00110110B IMR_CONTROL, AL	;	control register
		AL, 00000000B IMR_COUNTER0, AL	;	LSB of clock divisor
		AL, 00000000B IMR_COUNTERO, AL	;	MSB of clock divisor
		AL, 01010100B IMR_CONTROL, AL	;	control register
		AL, 18 IMR_COUNTER1, AL	;	LSB only clock divisor
INIT_TMR	POP A RET ENDP	AX		