

Automotive 3 band car audio processor

Datasheet - production data



Features



- AEC-Q100 qualified
- Input multiplexer
 - Multiple input configuration for different application
- Loudness
 - 2nd order frequency response
 - Programmable center frequency
 - 15 dB with 1 dB steps
 - Selectable high frequency boost
 - Selectable flat-mode
- Volume
 - +15 dB to -15 dB with 1 dB step resolution
 - Soft-step control with programmable blend times
- Bass
 - 2nd order frequency response
 - Center frequency programmable in 4 steps
 - Q programmable 1.0/1.25/1.5/2.0
 - DC gain programmable
 - -15 to 15 dB range with 1 dB resolution
- Middle
 - 2nd order frequency response
 - Center frequency programmable in 4 steps
 - Q programmable 0.5/0.75/1.0/1.25
 - -15 to 15 dB range with 1 dB resolution
- Treble
 - 2nd order frequency response
 - Center frequency programmable in 4 steps
 - -15 to 15 dB range with 1 dB resolution

- Speaker
 - 4 independent soft step speaker controls
 - 0 dB to -79 dB with 1 dB steps
 - Direct mute
- Subwoofer
 - 2nd order low pass filter with programmable cut off frequency
 - 2 independent soft step level control
- Mute functions
 - Direct mute
 - Digitally controlled SoftMute with 4 programmable mute-times
- Offset detection
 - Offset voltage detection circuit for on-board power amplifier failure diagnosis
- I evel meter
 - Provide rectified level voltage of main source signal (before loudness)
- Rear seat selector
 - Full source selector for rear seat output
- Mixing selector

Description

The TDA7719 is a high performance signal processor specifically designed for car radio applications. The device includes a high performance audioprocessor with fully integrated audio filters and new Soft Step architecture. The digital control allows programming in a wide range of filter characteristics. By the use of BCMOS-process and liner signal processing low distortion and low noise are obtained

Table 1. Device summary

Order code	Package	Packing
TDA7719	TSSOP28	Tube
TDA7719TR	TSSOP28	Tape and reel

Contents TDA7719

Contents

1	Bloc	circuit diagram	ò
2	Pin o	escription	7
	2.1	Pin connection	7
	2.2	Pin description	7
3	Elec	ical specifications S	9
	3.1	Thermal data 9	9
	3.2	Absolute maximum ratings	9
	3.3	Electrical characteristics	9
4	Desc	iption	3
	4.1	Input configuration	3
		4.1.1 Front and rear selector	3
		4.1.2 Direct path	5
	4.2	Mixing	3
	4.3	Loudness	7
		4.3.1 Loudness attenuation	7
		4.3.2 Peak frequency	7
		4.3.3 High frequency boost	3
		4.3.4 Flat mode	3
	4.4	SoftMute	3
	4.5	Softstep volume	9
	4.6	Bass 19	9
		4.6.1 Bass attenuation	9
		4.6.2 Bass center frequency	9
		4.6.3 Bass quality factors	0
		4.6.4 DC mode	J
	4.7	Middle	1
		4.7.1 Middle attenuation	1
		4.7.2 Middle center frequency	1
		4.7.3 Middle quality factors	2
	4.8	Treble	2



TDA7719 Contents

				_
			2	
		1.8.2 Treble center frequency		3
	4.9	Subwoofer Filter		3
	4.10	Softstep control	2	4
	4.11	OC offset detector and level me	eter option2	5
	4.12	OC offset detector		5
	4.13	evel meter		6
	4.14	Output gain control		6
	4.15	Audioprocessor testing		6
	4.16	Test circuit (3 x QD + 1 x FD + I	DC offset detector)	7
5	l ² C b	s specification		8
	5.1	nterface protocol		8
		5.1.1 Receive mode		9
		5.1.2 Transmission mode		9
		5.1.3 Reset condition		9
	5.2	Data byte specification		1
6	Pack	ge information		4
	6.1			
7	Revis	on history		6
				_



List of tables TDA7719

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description	. 7
Table 3.	Thermal data	. 9
Table 4.	Absolute maximum ratings	. 9
Table 5.	Electrical characteristics	. 9
Table 6.	Input pin configuration	13
Table 7.	Selector configuration matrix	14
Table 8.	Available sources for mixing	16
Table 9.	I ² C bus electrical characteristics	28
Table 10.	Subaddress (receive mode)	30
Table 11.	Input configuration / main selector (0)	31
Table 12.	2nd Source selector / direct path (1)	32
Table 13.	Mixing source / mixing gain (2)	33
Table 14.	Mix control / level meter / dc offset detector configure (3)	34
Table 15.	Soft mute / others (4)	35
Table 16.	SoftStep I (5)	36
Table 17.	SoftStep II / DC detector (6)	37
Table 18.	Loudness (7)	38
Table 19.	Volume / output gain (8)	38
Table 20.	Treble filter (9)	39
Table 21.	Middle filter (10)	39
Table 22.	Bass filter (11)	40
Table 23.	Subwoofer / middle / bass (12)	40
Table 24.	Speaker attenuation (LF/RF/LR/RR) (13-16)	
Table 25.	Subwoofer attenuation (subwoofer L/subwoofer R) (17-18)	41
Table 26.	Testing audio processor 1 (19)	42
Table 27.	Testing audio processor 2 (20)	43
Table 28.	TSSOP28 package mechanical data	45
Table 29.	Document revision history	46




TDA7719 List of figures

List of figures

Figure 1.	Block circuit diagram	. 6
Figure 2.	Pin connection (top view)	. 7
Figure 3.	QD and FD configuration of QD4/FD4	
Figure 4.	Block diagram of mixing stage	
Figure 5.	Loudness attenuation @ fP = 400 Hz	17
Figure 6.	Loudness center frequencies @ Attn. = 15 dB	17
Figure 7.	Loudness attenuation, f _c =2.4 kHz	18
Figure 8.	SoftMute timing	
Figure 9.	Bass Control @ fc = 80 Hz, Q = 1	
Figure 10.	Bass center frequencies @ gain = 14 dB, Q = 1	19
Figure 11.	Bass quality factors @ gain = 14 dB, f _c = 80 Hz	20
Figure 12.	Bass normal and DC mode @ Gain = 14 dB, f _c = 80 Hz	20
Figure 13.	Middle control @ fc = 1 kHz, Q = 1	
Figure 14.	Middle center frequencies @ gain = 14d B, Q = 1	21
Figure 15.	Middle quality factors @ gain = 14 dB, f _c = 1 kHz	
Figure 16.	Treble Control @ fc = 17.5 kHz	
Figure 17.	Treble center frequencies @ gain = 14 dB	
Figure 18.	Subwoofer control	23
Figure 19.	DC offset detection circuit (simplified)	26
Figure 20.	Test circuit	27
Figure 21.	Switching characteristics	28
Figure 22.	I ² C timing diagram	29
Figure 23.	TSSOP28 package outline	44



1 Block circuit diagram






TDA7719 Pin description

2 Pin description

2.1 Pin connection

Figure 2. Pin connection (top view)



2.2 Pin description

Table 2. Pin description

No.	Pin name	Description	
1	QD1L / SE1L / MD3+	QD1 left input or SE1 left or MD3 positive input	I/O
2	QD1R / SE1R / MD3-	QD1 right input or SE1 right input or MD3 negative input	I/O
3	QD1G / SE2L	QD1 common input or SE2 left input	I/O
4	QD2G / SE2R	QD2 common input or SE2 right input	I/O
5	QD2L / SE3L QD2 left input or SE3 left input		I/O
6	QD2R / SE3R	QD2 right input or SE3 right input	I/O
7	QD3L	QD3 left input	I/O
8	QD3G	QD3 common input	I/O
9	QD3R	QD3 right input	I/O
10	QD4L / FD4L+ / SE4L / MD1+	QD4 left input or FD4L positive input or SE4 left input or MD1 positive input	I/O
11	QD4G / FD4L- / SE4R / MD1-	QD4 common input or FD4L negative input or SE4 right input or MD1 negative input	I/O

Pin description TDA7719

Table 2. Pin description (continued)

No.	Pin name	Description	
12	QD4G / FD4R- / SE5L / MD2-	QD4 common input or FD4R negative input or SE5 left input or MD2 negative input	I/O
13	QD4R / FD4R+ / SE5R / MD2+	QD4 right input or FD4R positive input or SE5 right input or MD2 positive input	I/O
14	CREF	Reference capacitor	0
15	GND	Ground	S
16	OUTR2	Subwoofer output / 2 nd right output	0
17	OUTL2	Subwoofer output / 2 nd left output	0
18	OUTRF	Front right output	0
19	OUTRR	Rear right output	0
20	OUTLR	Rear left output	0
21	OUTLF	Front left output	0
22	WinTC / VREF	DC offset detector filter or Vref output	0
23	MUTE	I ² C bus data	I/O
24	VDD	Supply	S
25	SCL	I ² C bus clock	I
26	SDA	I ² C bus data	I/O
27	DC_ERR / LMOUT	DC offset detector output or Level meter output	0
28	WIN_IN / Beep	DC offset detector input or Beep input (Mono Single-Ended input)	ı

3 Electrical specifications

3.1 Thermal data

Table 3. Thermal data

Symbol	Description	Description		Unit
R _{th-j amb}	Thermal resistance junction to ambient	Max	114	°C/W

3.2 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _S	Operating supply voltage	10.5	V
V _{in_max}	V _{in_max} Maximum voltage for signal input pins		V
T _{amb}	T _{amb} Operating ambient temperature		°C
T _{stg} Storage temperature range -5		-55 to 150	°C

3.3 Electrical characteristics

 $\rm V_S$ = 8.5 V; $\rm T_{amb}$ = -40 to 85 °C; $\rm R_L$ = 10 k $\rm \Omega$; all gains = 0 dB; f = 1 kHz; unless otherwise specified

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply						
V _s	Supply voltage	-	7.5	8.5	10	V
Is	Supply current	-	-	35	-	mA
Input select	or					
R _{in}	Input resistance	All single ended inputs ⁽¹⁾	70	100	130	kΩ
V _{CL}	Clipping level	Input gain = 0 dB	-	2	-	V _{RMS}
S _{IN}	Input separation	-	-	100	-	dB
Differential	stereo inputs					
R _{in}	Input resistance	Differential	70	100	130	kΩ
CMRR1	Common mode rejection ratio	V _{CM} =1 VRMS@ 1 kHz	46	60	-	dB
CIVITATA	for main source	V _{CM=} 1 VRMS@ 10 kHz	46	60	-	dB
CMRR2	Common mode rejection ratio for 2 nd source	V _{CM} =1 VRMS@ 1 kHz	46	60	-	dB
e _{No}	Output noise @ speaker outputs	20 Hz-20 kHz, A-weighted; all stages 0dB	-	12	-	μV



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Loudness c	ontrol		•	!	•	
A _{MAX}	Max attenuation	-	-	15	-	dB
A _{STEP}	Step resolution	-	-	1	-	dB
		f _{P1}	-	400	-	Hz
f _{Peak}	Peak frequency	f _{P2}	-	800	-	Hz
		f _{P3}	-	2400	-	Hz
Volume con	trol					
G _{MAX}	Max gain	-	-	15	-	dB
A _{MAX}	Max attenuation	-	-	-15	-	dB
A _{STEP}	Step resolution	-	0.5	1	1.5	dB
E _A	Attenuation set error	-	-0.75	0	+0.75	dB
E _T	Tracking error	-	-	-	2	dB
V _{DC}	DC steps	Adjacent attenuation steps	-	0.1	3	mV
V DC	ВС этерэ	From 0 dB to G _{MIN}	-	0.5	5	mV
Soft mute						
A _{MUTE}	Mute attenuation	-	80	100	-	dB
	Delay time	T1	-	0.48	-	ms
_		T2	-	0.96	-	ms
T _D		T3	-	8		ms
		T4	-	16	-	ms
V _{TH Low}	Low threshold for SM pin	-	-	-	1	V
V _{TH High}	High threshold for SM pin	-	2.5	-	-	V
R _{PU}	Internal pull-up resistor	-	32	45	58	kΩ
V _{PU}	Internal pull-up Voltage	-	-	3.3	-	V
Bass contro	ol					
		f _{C1}	54	60	66	Hz
F-	O a material from more and	f_{C2}	72	80	88	Hz
Fc	Center frequency	f _{C3}	90	100	110	Hz
		f _{C4}	180	200	220	Hz
		Q ₁	0.9	1	1.1	-
	Quality factor	Q_2	1.1	1.25	1.4	-
Q _{BASS}	Quality lactor	Q_3	1.3	1.5	1.7	-
		Q ₄	1.8	2	2.2	-
C _{RANGE}	Control range	-	±14	±15	±16	dB
A _{STEP}	Step resolution	-	0.5	1	1.5	dB
DC	Bass-DC-gain	DC = off	-1	0	+1	dB
DC _{GAIN}	Duss-Do-yaiii	DC = on, Gain = ± 15 dB	-	±4.4		dB



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Middle cont	rol	·	!	!	!	!
C _{RANGE}	Control range	-	±14	±15	±16	dB
A _{STEP}	Step resolution	-	0.5	1	1.5	dB
		f _{C1}	400	500	600	Hz
,		f _{C2}	0.8	1	1.2	kHz
f _C	Center frequency	f _{C3}	1.2	1.5	1.8	kHz
		f _{C4}	2	2.5	3	kHz
		Q ₁	0.45	0.5	0.55	-
0	Ovality factor	Q_2	0.65	0.75	0.85	-
Q_{BASS}	Quality factor	Q_3	0.9	1	1.1	-
		Q ₄	1.1	1.25	1.4	-
Treble conti	rol	•				
C _{RANGE}	Clipping level		±14	±15	±16	dB
A _{STEP}	Step resolution		0.5	1	1.5	dB
		f _{C1}	8	10	12	kHz
_	Center frequency	f _{C2}	10	12.5	15	kHz
f _C		f _{C3}	12	15	18	kHz
		f _{C4}	14	17.5	21	kHz
Speaker att	enuators					
A _{MIN}	Min attenuation	-	-1	0	1	dB
A _{MAX}	Max attenuation	-	-89	-79	-69	dB
A _{STEP}	Step resolution	-	0.5	1	1.5	dB
A _{MUTE}	Mute attenuation	-	80	90		dB
E _E	Attenuation set error	-	-	-	2	dB
V_{DC}	DC steps	Adjacent attenuation steps	-	0.1	5	mV
Audio outpu	uts		•	•	•	
	Clinaina laval	d = 0.3%; Byte8_D6=1	2	-	-	V _{RMS}
V_{CL}	Clipping level	d = 1%; Byte8_D6=0	2.2	-	-	V _{RMS}
R _{OUT}	Output impedance	-	-	30	100	Ω
R _L	Output load resistance	-	2	-	-	kΩ
C _L	Output load capacitor	-	-	-	10	nF
V_{DC}	DC voltage level	-	3.8	4.0	4.2	V
Subwoofer	attenuator		•	•	•	
G _{MAX}	Max gain	-	14	15	16	dB
A _{MAX}	Max attenuation	-	-83	-79	-75	dB
A _{STEP}	Step resolution	-	0.5	1	1.5	dB
A _{MUTE}	Mute attenuation	-	80	90	-	dB
E _E	Attenuation set error	-	-	-	2	dB



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V_{DC}	DC steps	Adjacent attenuation steps	-	0.1	5	mV
Subwoofer	lowpass					
		f _{LP1}	72	80	88	Hz
f_LP	Lowpass corner frequency	f_{LP2}	108	120	132	Hz
		f_{LP3}	144	160	176	Hz
DC offset de	etection circuit		•	•		
		V1	-	±25	-	mV
	7	V2	-	±50	-	mV
V_{th}	Zero comp window size	V3	-	±75	-	mV
		V4	-	±100	-	mV
		-	-	11	-	μs
	May rejected only a langth	-	-	22	-	μs
$t_{\sf sp}$	Max rejected spike length	-	-	33	-	μs
		-	-	44	-	μs
I _{CHDCErr}	DCErr charge current	-	-	5	-	μA
I _{DISDCErr}	DCErr discharge current	-	-	5	-	mA
V _{OutH}	DCErr high volotage	-	-	3.3	-	V
V _{OutH}	DCErr low voltage	-	-	100	-	mV
Level meter						
Vout	Output voltage range	-	0		3.3	V
	0 (1) 1	V _{in} = 1 Vrms	-	1.6	-	V
V_{LEVEL}	Output level	V _{in} = AC grounded	-	0	-	V
T _{DEL}	Analog output delay time	-	-	2	-	μs
General			•	•		
	Output poice	BW = 20 Hz to 20 kHz A-Weighted, all gain = 0 dB	-	12	-	μV
e _{NO}	Output noise	BW = 20 Hz - 20 kHz A-Weighted, output muted	-	6	-	μV
S/N	Signal to noise ratio	all gain = 0 dB, A-weighted; V _o = 2 V _{RMS}	-	104	-	dB
D	Distortion	V _{IN} =1 V _{RMS;} all stages 0dB	-	0.01	-	%
S _C	Channel separation left/right	-	-	90	-	dB

^{1.} When DC offset detector is not used, the impedance of mono single-ended input is 50 k Ω instead of 100 k Ω .



TDA7719 Description

4 Description

4.1 Input configuration

4.1.1 Front and rear selector

The input stage (Main source and 2nd source) is configurable to adapt to different application. There are 7 different configurations which provide different input structure and different number of input sources as shown below.

- 4 x QD,
- 2 x QD + 3 x SE,
- 1 x QD + 5 x SE,
- 1 x QD + 3 x SE + 2 x MD,
- 3 x QD + 1 x FD,
- 3 x QD + 2 x SE,
- 1 x QD + 2 x SE + 1 x FD + 1 x MD,
- 1 x QD + 3 x SE + 1 x FD

Note:

QD = Quasi-Differential, SE = Single-ended input, FD = Full Differential, MD = mono Differential

The configuration of the input stage is controlled by 'Input Configuration' bits in I²C control table (Byte0 Bit5~Bit7). The table below shows the configuration of input pins in different configurations.

Table 6. Input pin configuration

						Co	nfigu	uration	bits	s (Byte	0 Bit	7~Bit5)				
Pin	Pin name	"00	0"	"001	ı "	"010)"	"01 ⁻	1"	"10	0"	"10	1"	"11	0"	"11 ²	1"
		CFG0		CFG	i1	CFG	2	CFC	3	CFC	G 4	CFG5		CFC	36	CFG7	
1	QD1L_SE1L _MD3+	QD1L		SE1L	IN0	SE1L	IN0	SE1L	IN0	QD1L		QD1L		MD3+	IN7	SE1L	IN0
2	QD1R_SE1R _MD3-	QD1R	IN0	SE1R	INU	SE1R	IINU	SE1R	INU	QD1R	IN0	QD1R	IN0	MD3-	IIN7	SE1R	IINU
3	QD1G_SE2L	QD1G		SE2L	IN4	SE2L	IN4	SE2L	IN4	QD1G		QD1G		SE2L	IN4	SE2L	IN4
4	QD2G_SE2R	QD2G		SE2R	IIN4	SE2R	IIN4	SE2R	IIN4	QD2G		QD2G		SE2R	IIN4	SE2R	11114
5	QD2L_SE3L	QD2L	IN1	SE3L	IN1	SE3L	IN1	SE3L	IN1	QD2L	IN1	QD2L	IN1	SE3L	IN1	SE3L	IN1
6	QD2R_SE3R	QD2R		SE3R	INI	SE3R	IINI	SE3R	IINI	QD2R		QD2R		SE3R	IINI	SE3R	
7	QD3L	QD3L		QD3L		QD3L		QD3L		QD3L		QD3L		QD3L		QD3L	
8	QD3G	QD3G	IN2	QD3G	IN2	QD3G	IN2	QD3G	IN2	QD3G	IN2	QD3G	IN2	QD3G	IN2	QD3G	IN2
9	QD3R	QD3R		QD3R		QD3R		QD3R		QD3R		QD3R		QD3R		QD3R	
10	QD4L_FD4+ _SE4L_MD1+	QD4L		QD4L		SE4L	IN5	MD1+	IN3	FD4L+		SE4L	IN5	FD4L+		FD4L+	
11	QD4G_FD4L _SE4R_MD1-	QD4G	IVI3	QD4G	INI3	SE4R	IINO	MD1-	IINS	FD4L-	IVI3	SE4R	IINO	FD4L-	IN3	FD4L-	IN3
12	QD4G_FD4R_S E5L_MD2-	QD4G	1N3 -	QD4G IN3	SE5L	IN6	MD2-	IN3	FD4R-	IN3	SE5L	IN6	FD4R-	1143	FD4R-	"13	
13	QD4R_FD4R+_ SE5R_MD2+	QD4R		QD4R		SE5R	1110	MD2+	1143	FD4R +		SE5R	1110	FD4R+		FD4R+	

Description TDA7719

With different input configuration, the input source can be selected with input selector (Byte0/1 Bit0~Bit2). The following matrix defines the selector configuration of different input sources dependant on the configuration bits.

Table 7. Selector configuration matrix

Selector Bits	000	001	010	011	100	101	110	111
(Byte0/1 Bit2~Bit0)	IN0	IN1	IN2	IN3	IN4	IN5	IN6	IN7
CFG0	QD1	QD2	QD3	QD4	NA	NA	NA	NA
CFG1	SE1	SE3	QD3	QD4	SE2	NA	NA	NA
CFG2	SE1	SE3	QD3	NA	SE2	SE4	SE5	NA
CFG3	SE1	SE3	QD3	MD1/2	SE2	NA	NA	NA
CFG4	QD1	QD2	QD3	FD	NA	NA	NA	NA
CFG5	QD1	QD2	QD3	NA	NA	SE4	SE5	NA
CFG6	NA	SE3	QD3	FD	SE2	NA	NA	MD3
CFG7	SE1	SE3	QD3	FD	SE2	NA	NA	NA

Note:

In each configuration, only the light grey cells are allowed. The dark grey cells are not allowed.

MD1/MD2 selection is defined by extra bit – 'MD1/2 selection' in I^2 C control table (Bit3 of Byte0/1).

The input stage can be configured to 0dB or 3dB gain with I²C bus. The 0dB configuration allows up to 2Vrms input signal level, while with 3dB gain, the internal signal will start to clip when input signal level is higher than 1.414Vrms.

The Pin10~Pin13 can be configured as full differential input stage or quasi-differential input. When it is configured as quasi-differential input, both Pin11 and Pin12 are used as the QD common input pins. These two pins must be connected together externally in application. In this case the input impedance of QD4 common is reduced to $50k\Omega$ (half of QD4 left and right input). The diagram below shows both QD and FD configuration of QD4/FD4.

TDA7719 Description




Figure 3. QD and FD configuration of QD4/FD4

4.1.2 Direct path

The input pins can be configured as direct path mode by setting Byte1 Bit5~Bit7. In direct path mode the input pins are connected to dedicated mono fader directly, all the filters and volume are bypassed. Below is described the assignment of the input pins and output fader in direct path mode:

Pin5/QD2L --> OUTLF
Pin6/QD2R --> OUTRF
Pin7/QD3L --> OUTLR
Pin9/QD3R --> OUTRR
Pin10/FDL+_QD4L --> OUTL2
Pin13/FDR+_QD4R--> OUTR2

Note:

The configurations CFG2, CFG3 and CFG5 are not recommended in direct path mode. Because in these 3 configurations SE4L/MD1+ and SE5R/MD2+ are connected to OUT2_L and OUT2_R fader separately. In this case left and right channel of OUT2 belongs to different input sources.

If the direct path is chosen, the input pins have to be used as single ended pins. In case of differential inputs the ground or minus pins must be connect to GND by AC short.

Inputs in direct path mode are also selectable with front and rear selector.

Description TDA7719

4.2 Mixing

The device provides mixing function which allows the mixing source mixed into front and rear speaker output independently. The mixing source can be any single-ended input, mono-differential input or beep input (Mono single-ended input when DC offset detector is not used). In order to adjust the level of mixing signal, the mixing selector is followed with a 0 dB~-31 dB attenuator. The maximum mixing input signal level is 1.6 Vrms for single-ended input and mono-differential input. For beep input, the maximum input signal level is about 1.4 Vrms. The block diagram of the mixing function is shown below.

Figure 4. Block diagram of mixing stage SE Inputs Mixing MD Inputs Selector Beep Speaker Attenuator

Since the input stage of this device has different configurations, the corresponding sources for mixing selector are also different according to the configurations. The following table defines the available sources for mixing under different configurations.

Mix selector bits	000	001	010	011	100	101	110	111
(Byte2 Bit2~Bit0)	MixIN0	MixIN1	MixIN2	MixIN3	MixIN4	MixIN5	MixIN6	MixIN7
CFG0	NA	NA	NA	NA	NA	NA	Веер	Mute
CFG1	SE1	SE2	SE3	NA	NA	NA	Веер	Mute
CFG2	SE1	SE2	SE3	SE4	SE5	NA	Веер	Mute
CFG3	SE1	SE2	SE3	MD1	NA	MD2	Веер	Mute
CFG4	NA	NA	NA	NA	NA	NA	Веер	Mute
CFG5	NA	NA	NA	SE4	SE5	NA	Веер	Mute
CFG6	MD3	SE2	SE3	NA	NA	NA	Веер	Mute
CFG7	SE1	SE2	SE3	NA	NA	NA	Веер	Mute

Table 8. Available sources for mixing

Note: Only light grey cells are allowed mixing input. The dark grey cells are not allowed. The beep input is available only when DC offset detector function is not used.

DocID13698 Rev 6 16/47



TDA7719 Description

4.3 Loudness

There are four parameters programmable in the loudness stage:

4.3.1 Loudness attenuation

Figure 5 shows the attenuation as a function of frequency at f_P = 400 Hz




Figure 5. Loudness attenuation @ f_p = 400 Hz.

4.3.2 Peak frequency

Figure 6 shows the four possible peak-frequencies at 400, 800 and 2400 Hz




Figure 6. Loudness center frequencies @ Attn. = 15 dB.

Description TDA7719

4.3.3 **High frequency boost**

Figure 7 shows the different Loudness shapes in low and high frequency boost.




Figure 7. Loudness attenuation, f_c =2.4 kHz

4.3.4 Flat mode

In flat mode the loudness stage works as a 0dB to -15dB attenuator.

4.4 **SoftMute**

The digitally controlled SoftMute stage allows muting/demuting the signal with a I²C-bus programmable slope. The mute process can either be activated by the SoftMute pin or by the I²C-bus. This slope is realized in a special S-shaped curve to mute slow in the critical regions (see Figure 8).

For timing purposes the Bit0 of the I²C-bus output register is set to 1 from the start of muting until the end of demuting.




Figure 8. SoftMute timing

Note:

A started Mute action is always terminated and could not be interrupted by a change of the mute signal.

18/47 DocID13698 Rev 6 **TDA7719 Description**

Softstep volume 4.5


When the volume-level is changed audible clicks could appear at the output. The root cause of those clicks could either be a DC Offset before the volume-stage or the sudden change of the envelope of the audio signal. With the Softstep feature both kinds of clicks could be reduced to a minimum and are no more audible. The blend-time from one step to the next is programmable as 5 ms or 10 ms. The softstep control is described in detail in Chapter 4.10.

4.6 **Bass**

There are four parameters programmable in the bass stage:


4.6.1 **Bass attenuation**

Figure 9 shows the attenuation as a function of frequency at a center frequency of 80 Hz.



4.6.2 **Bass center frequency**

Figure 10 shows the four possible center frequencies 60, 80, 100 and 200 Hz.



Description TDA7719

4.6.3 **Bass quality factors**

Figure 11 shows the four possible quality factors 1, 1.25, 1.5 and 2.





Figure 11. Bass quality factors @ gain = 14 dB, f_c = 80 Hz

4.6.4 DC mode

In this mode the DC gain is increased by 4.4 dB. In addition the programmed center frequency and quality factor is decreased by 25 % which can be used to reach alternative center frequencies or quality factors.



The center frequency, Q and DC-mode can be set fully independently. Note:


20/47 DocID13698 Rev 6 **TDA7719 Description**

4.7 Middle

There are three parameters programmable in the middle stage:


4.7.1 Middle attenuation

Figure 13 shows the attenuation as a function of frequency at a center frequency of 1 kHz.



4.7.2 Middle center frequency

Figure 14 shows the four possible center frequencies 500 Hz, 1 kHz, 1.5 kHz and 2.5 kHz.



Description TDA7719

4.7.3 Middle quality factors

Figure 15 shows the four possible quality factors 0.5, 0.75, 1 and 1.25.

15 10 0 10 10 10² 10³ 10⁴ 10⁵ GAPGPS03124

Figure 15. Middle quality factors @ gain = 14 dB, f_c = 1 kHz

4.8 Treble

There are two parameters programmable in the treble stage:

4.8.1 Treble attenuation

Figure 16 shows the attenuation as a function of frequency at a center frequency of 17.5 kHz.




Figure 16. Treble Control @ $f_c = 17.5 \text{ kHz}$.

TDA7719 Description

4.8.2 Treble center frequency

Figure 17 shows the four possible center frequencies 10 k, 12.5 k, 15 k and 17.5 kHz.




Figure 17. Treble center frequencies @ gain = 14 dB

4.9 Subwoofer Filter

The subwoofer lowpass filter has Butterworth characteristics with programmable cut-off frequency (80 / 120 / 160 Hz). The output phase can be selected between 0 deg and 180 deg. The input of subwoofer takes signal from bass filter output or output of input mux.




Figure 18. Subwoofer control

Description TDA7719

4.10 Softstep control

In this device, the softstep function is available for volume, speaker, loudness, treble, middle and bass block. With softstep function, the audible noise of DC offset or the sudden change of signal can be avoided when adjusting gain setting of the block.

For each block, the softstep function is controlled by softstep on/off control bit in the control table. The softstep transient time selection (5 ms or 10 ms) is common for all blocks and it is controlled by softstep time control bit. The softstep operation of all blocks has a common centralized control. In this case, a new softstep operation can not be started before the completion previous softstep.

There are two different modes to activate the softstep operation. The softstep operation can be started right after I²C data sending, or the softstep can be activated in parallel after data sending of several different blocks. The two modes are controlled by the 'act bit' (it is normally bit7 of the byte.) of each byte. When act bit is '0', which means action, the softstep is activated right after the date byte is sent. When the act bit is '1', which means wait, the block goes to wait for softstep status. In this case, the block will wait for some other block to activate the operation. The softstep operation of all blocks in wait status will be done together with the block which activate the softstep. With this mode, all specific blocks can do the softstep in parallel. This avoids waiting when the softstep is operated one by one.



- It is not allowed to cross 0 dB with softstep directly. From plus gain to minus gain, it must go to +0 dB first, then destination. From minus gain to plus gain, it must go to -0 dB first, and then destination.
- 2. When one block is in 'wait for softstep' status, it is not allowed to send data to this block again before its softstep is completed.
- 3. To know if there is a softstep in operation, it is possible to monitor the 'busy' signal by I²C transmission mode (*Section 5.1.2*). When softstep is busy (busy=0), it is better to wait before sending new data until it is free (busy=1).

24/47 DocID13698 Rev 6

TDA7719 Description

4.11 DC offset detector and level meter option

This device provide DC offset detector function and level meter function option. In one specific application, only one of the function can be used. The configuration of the function is controlled by I²C bus (Byte3 Bit7).

When the device uses DC offset detector function, Pin22, Pin27 and Pin28 are used as WinTC, DCErr and WinIN for DC offset detector. When it is configured as level meter, DCErr becomes level meter output. In the mean time, WinIN is used as beep input (Mono single-ended input for mixing), and WinTC becomes a reference voltage output (4 V external DC voltage or 3.3 V internal reference voltage).

4.12 DC offset detector

Using the DC offset detection circuit (*Figure 19*) an offset voltage difference between the audio power amplifier and the TDA7719's Front and Rear outputs can be detected, preventing serious damage to the loudspeakers. The circuit compares whether the signal crosses the zero level inside the audio power at the same time as in the speaker cell. The output of the zero-window-comparator of the power amplifier must be connected with the WinIn-input of the TDA7719. The WinIn-input has an internal pull-up resistor connected to 5.5 V. It is recommended to drive this pin with open-collector outputs only.

To compensate for errors at low frequencies the WinTC-pin are implemented, with external capacitors introducing the same delay τ = 7.5k Ω * C_{ext} as the AC-coupling between the TDA7719 and the power amplifier introduces. For the zero window comparators, the time constant for spike rejection as well as the threshold are programmable.

For electrical characteristics see Chapter 3 on page 9.

A low-active DC-offset error signal appears at the DCErr output if the next conditions are both true:

- a) Front and rear outputs are inside zero crossing windows.
- b) The Input voltage VWinIn is logic low whenever at least one output of the power amplifier is outside the zero crossing windows.

After power-on, the external attached capacitor is rapidly charged (fast-charge) to overcome a false indication.

Description TDA7719




Figure 19. DC offset detection circuit (simplified)

4.13 Level meter

In case of not using DC offset detector, the three pins used for DCO can be configured as other function. Pin27 (DC_Err / LMOUT) becomes the level meter output. The level meter block takes signal after main input selector and mix signal into mono, then rectify the signal and detect the peak of the signal. The output stage of level meter removes the DC voltage of the signal and the output voltage level shows exactly the Vpeak of signal. Since the discharge time constant of the level meter is quite slow, it is necessary to reset level meter regularly (with I²C bus control Byte3 Bit6) to get correct peak information of the signal.

4.14 Output gain control

The output stage of the device can provide a option to have additional 1 dB gain in order to boost the maximum output level to 2.2 Vrms with maximum 1 % distortion.

4.15 Audioprocessor testing

In the test mode, which can be activated by setting bit D7 of the I^2C subaddress byte and bit D0 of the testing-audioprocessor byte, several internal signals are available at the QD1L pin. In this mode, the input resistance of 100 k Ω is disconnected from the pin. Internal signals available for testing are listed in the data-byte specification.

26/47 DocID13698 Rev 6

TDA7719 Description

Test circuit (3 x QD + 1 x FD + DC offset detector) 4.16

28 → WIN_IN QD1L WIN_IN/Beep → DC_ERR QD1R DC_ERR/LMOUT 27 QD1G O QD1G -O SDA 26 SDA _O SCL QD2G SCL 25 QD2L VDD 24 QD2R O MUTE MUTE 23 TSSOP28 QD3L WIN TC/VREF 22 QD3G 21 O OUTLF OUTLF OUTLR QD3R OUTLR 20 QD3R O FDL+/QD4L OUTRR 19 OUTRR FDL-/QD4G OUTRF OUTRF 18 FDR-/QD4G 12 17 OUTL2 OUTL2 FDR+/QD4R 16 OUTR2 OUTR2 CREF 15 GND

Figure 20. Test circuit


5 I²C bus specification

5.1 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (the LSB determines read/write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)
- the max. clock speed is 400 kbits/s
- 3.3 V logic compatible

Figure 21. Switching characteristics




S = Start ACK = Acknowledge

Table 9. I²C bus electrical characteristics

Symbol	Parameter	Min	Max	Unit
f _{SCL}	SCL clock frequency	-	400	kHz
V _{IH}	High level input voltage	2.4	-	V
V _{IL}	Low level input voltage	-	0.8	V
t _{HD,STA}	Hold time for START	0.6	-	μs
t _{SU,STO}	Setup time for STOP	0.6	-	μs
t _{LOW}	Low period for SCL clock	1.3	-	μs
t _{HIGH}	High period for SCL clock	0.6	-	μs
t _F	Fall time for SCL/SDA	-	300	ns
t _R	Rise time for SCL/SDA	-	300	ns
t _{HD,DAT}	Data hold time	0	-	ns
t _{SU,DAT}	Data setup time	100	-	ns





5.1.1 Receive mode

S	1	0	0	0	1	0	0	R/W	ACK	TS	Х	Al	A4	A3	A2	A1	A0	ACK	DATA	ACK	Р
			l 1	- 1	- 1																

S = Start

R/W = "0" -> Receive Mode (Chip can be programmed by μ P)

"1" -> Transmission Mode (Data could be received by μP)


ACK = Acknowledge

P = Stop

TS = Testing mode

AI = Auto increment

5.1.2 Transmission mode



SM = Soft mute activated for main channel

BZ = Softstep Busy ('0' = Busy)

X = Not used

The transmitted data is automatic updated after each ACK. Transmission can be repeated without new chip address.

5.1.3 Reset condition

A Power-On-Reset is invoked if the supply voltage is below than 3.5 V. After that the registers are initialized to the default data written in following tables.

Table 10. Subaddress (receive mode)

MSB							LSB	Firmation
12	I1	10	A 4	А3	A2	A 1	Α0	Function
0								Testing Mode Off On
	х							Not used
		0						Auto Increment Mode Off On
			0	0	0	0	0	Input Configuration / Main Source Selector
			0	0	0	0	1	2 nd Source Selector / Direct Path
			0	0	0	1	0	Mixing Source / Mixing Gain
			0	0	0	1	1	Mix Control / Level Meter / DC Offset Detector Config
			0	0	1	0	0	Soft Mute / Others
			0	0	1	0	1	Soft Step I
			0	0	1	1	0	Soft Step II / DC-detector
			0	0	1	1	1	Loudness
			0	1	0	0	0	Volume / Output Gain
			0	1	0	0	1	Treble
			0	1	0	1	0	Middle
			0	1	0	1	1	Bass
			0	1	1	0	0	Subwoofer / Middle / Bass
			0	1	1	0	1	Speaker Attenuator Left Front
			0	1	1	1	0	Speaker Attenuator Right Front
			0	1	1	1	1	Speaker Attenuator Left Rear
			1	0	0	0	0	Speaker Attenuator Right Rear
			1	0	0	0	1	Subwoofer Attenuator Left
			1	0	0	1	0	Subwoofer Attenuator Right
			1	0	0	1	1	Testing Audio Processor 1
			1	0	1	0	0	Testing Audio Processor 2

5.2 Data byte specification

The default power on status of the registers is written with underline.

Table 11. Input configuration / main selector (0)

MSB	LSI		LSB	- Function				
D7	D6	D5	D4	D3	D2	D1	D0	- Function
								Main source selector
					0	0	0	INO
					0	0	1	IN1
					0	1	0	IN2
					0	1	1	IN3
					1	0	0	IN4
					1	0	1	IN5
					1	1	0	IN6
					1	1	1	IN7
								MD1/2 configuration for main selector
				0				MD1
				1				MD2
								Main source input gain select
			0					0dB
			1					<u>3dB</u>
								Input configuration
0	0	0						CFG0
0	0	1						CFG1
0	1	0						CFG2
0	1	1						CFG3
1	0	0						CFG4
1	0	1						CFG5
1	1	0						CFG6
1	1	1						CFG7

Note: For detailed input source and input stage configuration, please refer to Section 4.1.

Table 12. 2nd Source selector / direct path (1)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								2 nd Source Selector
					0	0	0	INO
					0	0	1	IN1
					0	1	0	<u>IN2</u>
					0	1	1	IN3
					1	0	0	IN4
					1	0	1	IN5
					1	1	0	IN6
					1	1	1	IN7
								MD1/2 Configuration for 2 nd Selector
				0				MD1
				1				MD2
								2 nd Source Input Gain Select
			0					0dB
			1					<u>3dB</u>
								QD2 Bypass (Front)
		0						on
		1						Off
								QD3 Bypass (Rear)
	0							on
	1							Off
								QD4 Bypass (Subwoofer)
0								on
1								Off

Note: For detailed input source and input stage configuration, please refer to Section 4.1.

To active QD3 Bypass (Rear) function, it needs to set Byte3_D4 to "Direct Path / 2nd Source" also.

I²C bus specification

Table 13. Mixing source / mixing gain (2)

				DIC 10.	wiixiiig s	ource / i	ılıxılığ (gani (2)
MSB							LSB	- Function
D7	D6	D5	D4	D3	D2	D1	D0	T diletion
								Mixing Source Selector
					0	0	0	INO
					0	0	1	IN1
					0	1	0	IN2
					0	1	1	IN3
					1	0	0	IN4
					1	0	1	IN5
					1	1	0	IN6
					1	1	1	<u>IN7</u>
								Mixing Attenuator
0	0	0	0	0				0dB
0	0	0	0	1				-1dB
0	0	0	1	0				-2dB
0	0	0	1	1				-3dB
0	0	1	0	0				-4dB
0	0	1	0	1				-5dB
0	0	1	1	0				-6dB
0	0	1	1	1				-7dB
0	1	0	0	0				-8dB
0	1	0	0	1				-9dB
0	1	0	1	0				-10dB
0	1	0	1	1				-11dB
0	1	1	0	0				-12dB
0	1	1	0	1				-13dB
0	1	1	1	0				-14dB
0	1	1	1	1				-15dB
1	0	0	0	0				-16dB
1	0	0	0	1				-17dB
1	0	0	1	0				-18dB
1	0	0	1	1				-19dB
1	0	1	0	0				-20dB
1	0	1	0	1				-21dB
1	0	1	1	0				-22dB
1	0	1	1	1				-23dB
1	1	0	0	0				-24dB
1	1	0	0	1				-25dB
1	1	0	1	0				-26dB
1	1	0	1	1				-27dB
1	1	1	0	0				-28dB
1	1	1	0	1				-29dB
1	1	1	1	0				-30dB
1	1	1	1	1				<u>-31dB</u>

Table 14. Mix control / level meter / dc offset detector configure (3)

MSB						LSB	- Function	
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Mix to Front Left
							0	On
							1	Off
								Mix to Front Right
						0		On
						1		Off
								Mix to Rear Left
					0			On
					1			Off
								Mix to Rear Right
				0				On
				1				Off
								Rear Speaker Input Configuration
			0					Direct Path / 2 nd Source
			1					Main Signal
								Reference Output Select
		0						Internal Vref (3.3V)
		1						External Vref (4V)
								Level Meter Reset
	0							Normal
	1							Reset
								DC Offset Detector / Level Meter Config
0								Level Meter
1								DC Offset Detector

Table 15. Soft mute / others (4)

MSB							LSB	
D7	D6	D5	D4	D3	D2	D1	D0	- Function
							0	Soft Mute On Off
						0		Pin Influence for Mute Pin and IIC IIC
				0 0 1 1	0 1 0			Soft Mute Time 0.48ms 0.96ms 7.68ms 15.36ms
			0 1					Subwoofer Input Configuration Input Mux Bass Output
		0						Subwoofer Enable (OUTL3 & OUTR3) On Off
	0							Fast Charge On Off
0								Anti-Alias Filter On Off (bypass)

Table 16. SoftStep I (5)

MSB	MSB							- Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Loudness Soft Step
							0	On
							1	Off
								Volume Soft Step
						0		On
						1		Off
								Treble Soft Step
					0			On
					1			Off
								Middle Soft Step
				0				On
				1				Off
								Bass Soft Step
			0					On
			1					Off
								Speaker LF Soft Step
		0						On
		1						Off
								Speaker RF Soft Step
	0							On
	1							<u>Off</u>
								Speaker LR Soft Step
0								On
1								Off

Table 17. SoftStep II / DC detector (6)

MSB							LSB	Firmation
D7	D6	D5	D4	D3	D2	D1	D0	- Function
							0	Speaker RR Soft Step on off
						0		Subwoofer Left Soft Step on off
					0 1			Subwoofer Right Soft Step on off
				0				Soft Step Time 5ms 10ms
		0 0 1	0 1 0					Zero-comparator Window size ±100mV ±75mV ±50mV
0 0 1 1	0 1 0							Spike rejection time constant 11µs 22 µs 33 µs 44 µs

Table 18. Loudness (7)

MSB							LSB	- Function
D7	D6	D5	D4	D3	D2	D1	D0	runction
								Attenuation
				0	0	0	0	0dB
				0	0	0	1	-1dB
				:	:	:	:	:
				1	1	1	0	<u>-14dB</u>
				1	1	1	1	-15dB
								Center Frequency
		0	0					Flat
		0	1					400Hz
		1	0					800Hz
		1	1					2400Hz
								High Boost
	0							on
	1							<u>off</u>
								Soft Step Action
0								act
1								wait

Table 19. Volume / output gain (8)

MSB							LSB	- Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Gain/Attenuation
			0	0	0	0	0	-15dB
			0	0	0	0	1	-14dB
			:	:	:	:	:	:
			0	1	1	1	0	-1dB
			0	1	1	1	1	0dB
			1	1	1	1	1	0dB
			1	1	1	1	0	<u>+1dB</u>
			:	:	:	:	:	:
			1	0	0	0	1	+14dB
			1	0	0	0	0	+15dB
		Х						Not used
								Output Gain
	0							1dB
	1							<u>OdB</u>
0								Soft Step Action
1								act
<u>'</u>								wait

Table 20. Treble filter (9)

MSB					LSB	Function				
D7	D6	D5	D4	D3	D2	D1	D0	Function		
								Gain/Attenuation		
			0	0	0	0	0	-15dB		
			0	0	0	0	1	-14dB		
			:	:	:	:	:	:		
			0	1	1	1	0	-1dB		
			0	1	1	1	1	0dB		
			1	1	1	1	1	0dB		
			1	1	1	1	0	<u>+1dB</u>		
			:	:	:	:	:	:		
			1	0	0	0	1	+14dB		
			1	0	0	0	0	+15dB		
								Treble Center Frequency		
	0	0						10.0kHz		
	0	1						12.5kHz		
	1	0						15.0kHz		
	1	1						<u>17.5kHz</u>		
								Soft Step Action		
0								act		
1								<u>wait</u>		

Table 21. Middle filter (10)

MSB								Function		
D7	D6	D5	D4	D3	D2	D1	D0	runction		
								Gain/Attenuation		
			0	0	0	0	0	-15dB		
			0	0	0	0	1	-14dB		
			:	:	:	:	:	:		
			0	1	1	1	0	-1dB		
			0	1	1	1	1	0dB		
			1	1	1	1	1	0dB		
			1	1	1	1	0	<u>+1dB</u>		
			:	:	:	:	:	:		
			1	0	0	0	1	+14dB		
			1	0	0	0	0	+15dB		
								Middle Q Factor		
	0	0						0.5		
	0	1						0.75		
	1	0						1		
	1	1						<u>1.25</u>		
								Soft Step Action		
0								act		
1								<u>wait</u>		

Table 22. Bass filter (11)

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Gain/Attenuation
			0	0	0	0	0	-15dB
			0	0	0	0	1	-14dB
			:	:	:	:	:	:
			0	1	1	1	0	-1dB
			0	1	1	1	1	0dB
			1	1	1	1	1	0dB
			1	1	1	1	0	<u>+1dB</u>
			:	:	:	:	:	:
			1	0	0	0	1	+14dB
			1	0	0	0	0	+15dB
								Bass Q Factor
	0	0						1.0
	0	1						1.25
	1	0						1.5
	1	1						2.0
								Soft Step Action
0								act
1								<u>wait</u>

Table 23. Subwoofer / middle / bass (12)

MSB							LSB	- Function
D7	D6	D5	D4	D3	D2	D1	D0	- Function
								Subwoofer Cut-off Frequency
						0	0	flat
						0	1	80Hz
						1	0	<u>120Hz</u>
						1	1	160Hz
								Subwoofer Output Phase
					0			180 deg
					1			<u>0 deg</u>
								Middle Center Frequency
			0	0				500Hz
			0	1				1000Hz
			1	0				1500Hz
			1	1				<u>2500Hz</u>
								Bass Center Frequency
	0	0						60Hz
	0	1						80Hz
	1	0						100Hz
	1	1						200Hz
								Bass DC Mode
0								on
1								<u>off</u>

Table 24. Speaker attenuation (LF/RF/LR/RR) (13-16)

MSB				Function				
D7	D6	D5	D4	D3	D2	D1	D0	Fullction
								Gain/Attenuation
	0	0	0	0	0	0	0	0dB
	0	0	0	0	0	0	1	0dB
	:	:	:	:	:	:	:	:
	0	0	0	1	1	1	1	0dB
	0	0	1	0	0	0	0	0dB
	0	0	1	0	0	0	1	-1dB
	:	:	:	:	:	:	:	:
	1	0	1	1	1	1	0	-78dB
	1	0	1	1	1	1	1	-79dB
	1	1	х	x	х	x	х	<u>mute</u>
								Soft Step Action
0								act
1								<u>wait</u>

Table 25. Subwoofer attenuation (subwoofer L/subwoofer R) (17-18)

MSB				LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	Fullction
								Gain/Attenuation
	0	0	0	0	0	0	0	+0dB
	0	0	0	0	0	0	1	+1dB
	:	:	:	:	:	:	:	:
	0	0	0	1	1	1	1	+15dB
	0	0	1	0	0	0	0	-0dB
	0	0	1	0	0	0	1	-1dB
	:	:	:	:	:	:	:	:
	1	0	1	1	1	1	0	-78dB
	1	0	1	1	1	1	1	-79dB
	1	1	x	×	x	x	x	<u>mute</u>
								Soft Step Action
0								act
1								<u>wait</u>

Table 26. Testing audio processor 1 (19)

MSB				- Function				
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Audio Processor Testing Mode
							0	<u>off</u>
							1	on
								Test Multiplexer at QD1L (1)
			0	0	0	0		DCDet Vth High
			0	0	0	1		DCDet Vth Low
			0	0	1	0		VolumeoutL
			0	0	1	1		IntZeroErr
			0	1	0	0		InGainL
			0	1	0	1		LoudoutL
			0	1	1	0		BassoutL
			0	1	1	1		MidoutL
			1	0	0	0		Ref5V5
			1	0	0	1		VGB1.26
			1	0	1	0		SMCLK
			1	0	1	1		TrebleoutL
			1	1	0	0		SSCLK
			1	1	0	1		Clock200k
			1	1	1	0		REQ
			1	1	1	1		SDCLK
								Clock Fast Mode ⁽²⁾
		0						on
		1						<u>Off</u>
								Clock Source (2)
	0							external (at mute pin)
	1							Internal (200kHz)
х								Not Used

^{1.} The control bit needs both I2C test mode on & sub-address test mode on.

^{2.} The control bit does not depend on test mode.

Table 27. Testing audio processor 2 (20)

MSB							LSB	- Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Test Architecture ⁽¹⁾
							0	normal
							1	Split
								Oscillator Clock ⁽²⁾
						0		400kHz
						1		800kHz
								Softstep Curve ⁽²⁾
					0			S-Curve
					1			Linear Curve
								Manual Set Busy Signal ⁽¹⁾
			0	0				Auto
			0	1				Auto
			1	0				0
			1	1				1
								Request for Clk Generator (1)
			0	0				Allow
			0	1				Allow
			1	0				Stopped
			1	1				Stopped
Х	х	х						Not Used

^{1.} The control bit needs sub-address test mode on

^{2.} The control bit does not depend on test mode.


Package information TDA7719

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

 $\mathsf{ECOPACK}^{\circledR} \text{ is an ST trademark}.$

6.1 TSSOP28 package information



4

TDA7719 Package information

Table 28. TSSOP28 package mechanical data

Ref	Dimensions in mm		
	Min.	Тур.	Max.
А	-	-	1.20
A1	0.05	-	0.15
A2	0.80	1.00	1.05
b	0.190	-	0.30
С	0.09	-	0.20
D ⁽¹⁾	9.60	9.70	9.80
Е	6.20	6.40	6.60
E1 ¹	4.30	4.40	4.50
е	-	0.65	-
L	0.45	0.60	0.75
L1	-	1.00	-
k		0° (min.), 8° (max.)	
aaa	-	-	0.10

D and E1 does not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15 mm (.006inch) per side.

Revision history TDA7719

7 Revision history

Table 29. Document revision history

Date	Revision	Changes	
16-Jul-2007	1	Initial release.	
07-Jan-2007	2	Added and updated the values on the <i>Table 5: Electrical characteristics</i> . Document status promoted from preliminary data to datasheet.	
30-Jul-2008	3	Updated Table 5: Electrical characteristics.	
23-Apr-2009	4	Updated Figure 1: Block circuit diagram on page 6. Updated Section 4.1: Input configuration on page 13. Added Section 4.1.2: Direct path on page 15. Added Figure 21: Switching characteristics on page 28, Table 9: I ² C bus electrical characteristics on page 28 and Figure 22: I ² C timing diagram on page 29.	
17-Sep-2013	5	Updated disclaimer.	
01-Dec-2017	6	Added "Automotive " in the title in cover page; Added "AEC-Q100 qualified" as first feature and car icone; Updated Figure 1: Block circuit diagram on page 6; Updated Figure 6: Package information on page 44; Updated disclaimer.	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

