



Звіт

З лабораторної роботи № 3

З дисципліни «Моделювання комп'ютерних систем»

На тему: «Поведінковий опис цифрового автомата
Перевірка роботи
автомата за допомогою стенда»

Виконав: ст. гр. КІ-202

Довганюк О. С.

Прийняв: ст. в.


Козак Н. Б.

Мета роботи

На базі стенда реалізувати цифровий автомат для обчислення значення виразу.

Завдання

1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ:.
2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1):



Варіант 7(7):

7	$((OP1 \ll 2) - OP2) + 4$
---	---------------------------

Виконання роботи

- 1) Спочатку створюю новий проект користуючись методичними вказівками до лабораторної роботи No1.
- 2) Додаю до проекту нові *.vhd файли в яких реалізую логіку: мультиплексора MUX, регістра ACC, арифметико-логічного пристрою ALU, пристрою керування CU, пам'яті пристрою RAM, перетворювача блоку 7-ми сегментних індикаторів DEC:

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity MUX_intf is
Port(
    DATA_IN          : in  std_logic_vector(7 downto 0);
    IN_SEL             : in  std_logic_vector(1 downto 0);
    CONSTANT_BUS       : in  std_logic_vector(7 downto 0);
    RAM_DATA_OUT_BUS   : in  std_logic_vector(7 downto 0);
    IN_SEL_OUT_BUS     : out std_logic_vector(7 downto 0)
);

end MUX_intf;

architecture MUX_arch of MUX_intf is
begin
    INSEL_A_MUX : process(DATA_IN, CONSTANT_BUS, RAM_DATA_OUT_BUS, IN_SEL)
    begin
        if(IN_SEL = "00") then
            IN_SEL_OUT_BUS <= DATA_IN;
        elsif(IN_SEL = "01") then
            IN_SEL_OUT_BUS <= RAM_DATA_OUT_BUS;
        else
            IN_SEL_OUT_BUS <= CONSTANT_BUS;
        end if;
    end process INSEL_A_MUX;
end MUX_arch;

```

!!!

MUX.vhd*

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ACC_intf is
port(
    CLOCK             : in  std_logic;
    ACC_WR            : in  std_logic;
    ACC_RST           : in  std_logic;
    ACC_DATA_IN_BUS   : in  std_logic_vector(7 downto 0);
    ACC_DATA_OUT_BUS  : out std_logic_vector(7 downto 0)
);

end ACC_intf;

architecture ACC_arch of ACC_intf is
signal ACC_DATA : std_logic_vector(7 downto 0);
begin
    ACC : process(CLOCK, ACC_DATA)
    begin
        if (rising_edge(CLOCK)) then
            if(ACC_RST = '1') then
                ACC_DATA <= "00000000";
            elsif (ACC_WR = '1') then
                ACC_DATA <= ACC_DATA_IN_BUS;
            end if;
        end if;
        ACC_DATA_OUT_BUS <= ACC_DATA;
    end process ACC;
end ACC_arch;

```

!!!

ACC.vhd*

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ALU_intf is
port(
    OP_CODE_BUS      : in  std_logic_vector(1 downto 0);
    IN_SEL_OUT_BUS   : in  std_logic_vector(7 downto 0);
    ACC_DATA_OUT_BUS  : in  std_logic_vector(7 downto 0);
    ACC_DATA_IN_BUS   : out std_logic_vector(7 downto 0)
);

end ALU_intf;

architecture ALU_arch of ALU_intf is

begin

    ALU : process(OP_CODE_BUS, IN_SEL_OUT_BUS, ACC_DATA_OUT_BUS)
        variable A : unsigned(7 downto 0);
        variable B : unsigned(7 downto 0);
        variable TEMP_MUL : unsigned(15 downto 0);
    begin
        A := unsigned(ACC_DATA_OUT_BUS);
        B := unsigned(IN_SEL_OUT_BUS);

        case(OP_CODE_BUS) is
            when "00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(B);
            when "01" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A + "00000100");
            when "10" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A - B);
            when "11" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 2);

            when others => ACC_DATA_IN_BUS <= "00000000";
        end case;
    end process ALU;

end ALU_arch;

```

'''

ALU.vhd*



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  entity CU_intf is
8  Port (
9  CLOCK      : in std_logic;
10 ENTER_OP1  : in std_logic;
11 ENTER_OP2  : in std_logic;
12 CALCULATE  : in std_logic;
13 RESET      : in std_logic;
14
15
16 RAM_WR      : out std_logic;
17 RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
18 CONSTANT_BUS : inout std_logic_vector(7 downto 0);
19
20
21 ACC_WR      : out std_logic;
22 ACC_RST     : out std_logic;
23 IN_SEL      : out std_logic_vector(1 downto 0);
24 OP_CODE_BUS : out std_logic_vector(1 downto 0)
25 );
26
27 end CU_intf;
28
29 architecture CU_arch of CU_intf is
30
31 type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
32 signal cu_cur_state : cu_state_type;
33 signal cu_next_state : cu_state_type;
34
35
36 begin
37 CONSTANT_BUS <= "00000010";
38
39
40 CU_SYNC_PROC: process (CLOCK)
41
42 begin
43     if (rising_edge(CLOCK)) then
44         if (RESET = '1') then
45             cu_cur_state <= cu_rst;
46         else
47             cu_cur_state <= cu_next_state;
48         end if;

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity RAM_intf is
port(
    CLOCK           : in  std_logic;
    RAM_WR          : in  std_logic;
    RAM_ADDR_BUS    : in  STD_LOGIC_VECTOR(1 downto 0);
    RAM_DATA_IN_BUS : in  STD_LOGIC_VECTOR(7 downto 0);
    RAM_DATA_OUT_BUS : out STD_LOGIC_VECTOR(7 downto 0)
);

end RAM_intf;

architecture RAM_arch of RAM_intf is
    type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
    signal RAM_UNIT : ram_type;
begin

    RAM : process(CLOCK, RAM_ADDR_BUS, RAM_UNIT)
    begin
        if (rising_edge(CLOCK)) then
            if (RAM_WR = '1') then
                RAM_UNIT(conv_integer(RAM_ADDR_BUS)) <= RAM_DATA_IN_BUS;
            end if;
        end if;
        RAM_DATA_OUT_BUS <= RAM_UNIT(conv_integer(RAM_ADDR_BUS));
    end process RAM;

end RAM_arch;

```

!!!

RAM.vhd*

```


1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.NUMERIC_STD.ALL;
5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7
8 entity DEC_intf is
9 port (
10  CLOCK          : IN STD_LOGIC;
11  RESET          : IN STD_LOGIC;
12  ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
13  COMM_ONES       : OUT STD_LOGIC;
14  COMM_DECS       : OUT STD_LOGIC;
15  COMM_HUNDREDS   : OUT STD_LOGIC;
16  SEG_A           : OUT STD_LOGIC;
17  SEG_B           : OUT STD_LOGIC;
18  SEG_C           : OUT STD_LOGIC;
19  SEG_D           : OUT STD_LOGIC;
20  SEG_E           : OUT STD_LOGIC;
21  SEG_F           : OUT STD_LOGIC;
22  SEG_G           : OUT STD_LOGIC;
23  DP              : OUT STD_LOGIC
24 );
25
26 end DEC_intf;
27 architecture DEC_arch of DEC_intf is
28  signal ONES_BUS      : STD_LOGIC_VECTOR(3 downto 0) := "0000";
29  signal DECS_BUS      : STD_LOGIC_VECTOR(3 downto 0) := "0001";
30  signal HONDREDS_BUS  : STD_LOGIC_VECTOR(3 downto 0) := "0000";
31
32 begin
33  BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
34    variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
35    variable bcd      : STD_LOGIC_VECTOR(11 downto 0) ;
36  begin
37    bcd      := (others => '0') ;
38    hex_src  := ACC_DATA_OUT_BUS;
39
40    for i in hex_src'range loop
41      if bcd(3 downto 0) > "0100" then
42        bcd(3 downto 0) := bcd(3 downto 0) + "0011" ;
43      end if ;
44      if bcd(7 downto 4) > "0100" then
45        bcd(7 downto 4) := bcd(7 downto 4) + "0011" ;
46      end if ;
47      if bcd(11 downto 8) > "0100" then
48        bcd(11 downto 8) := bcd(11 downto 8) + "0011" ;

```

DEC.vhd*

3) Генерую Schematic симболи для створених файлів.

4) Створюю файл TopLevel.sch, та виконую інтеграцію компонентів системи між собою та зі стендом:



5) Створюю файл Constraints.ucf та призначаю виводам схеми фізичні виводи цільової FPGA:

```

1 |*****
2 |#
3 |# UCF for ElbertV2 Development Board
4 |*****
5 |CONFIG VCCAUX = "3.3" ;
6 |
7 |# Clock 12 MHz
8 |NET "CLOCK" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
9 |
10 |*****
11 |#
12 |# Seven Segment Display
13 |*****
14 |NET "SEG_A" LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
15 |NET "SEG_B" LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16 |NET "SEG_C" LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17 |NET "SEG_D" LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
18 |NET "SEG_E" LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
19 |NET "SEG_F" LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
20 |NET "SEG_G" LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
21 |NET "DP" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
22 |
23 |NET "COMM_HUNDREDS" LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
24 |NET "COMM_DECS" LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
25 |NET "COMM_ONES" LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
26 |*****
27 |#
28 |# DP Switches
29 |*****
30 |NET "DATA_IN(0)" LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
31 |NET "DATA_IN(1)" LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
32 |NET "DATA_IN(2)" LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
33 |NET "DATA_IN(3)" LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
34 |NET "DATA_IN(4)" LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
35 |NET "DATA_IN(5)" LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
36 |NET "DATA_IN(6)" LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
37 |NET "DATA_IN(7)" LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
38 |*****
39 |#
40 |# Switches
41 |*****
42 |NET "ENTER_OP1" LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
43 |NET "ENTER_OP2" LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
44 |NET "CALC" LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
45 |NET "RESET" LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
46 |
47 |
48 |*****

```

Complite_Mashine.ucf

6) Створюю файл TestBenchTopLevel.vhd та прописую в ньому поведінку вхідних сигналів для тестування схеми за допомогою симулятора:

1	LIBRARY ieee;	48	
2	USE ieee.std_logic_1164.ALL;	49	signal RESET : STD_LOGIC;
3	USE ieee.numeric_std.ALL;	50	signal CLOCK : STD_LOGIC;
4	LIBRARY UNISIM;	51	signal ENTER_OP1 : STD_LOGIC;
5	USE UNISIM.vcomponents.ALL;	52	signal ENTER_OP2 : STD_LOGIC;
6	use std.textio.all;	53	signal CALCULATE : STD_LOGIC;
7	use ieee.std_logic_textio.all;	54	signal DATA_IN : STD_LOGIC_VECTOR (7 DOWNTO 0);
8	use IEEE.std_logic_signed.all;	55	signal COMM_ONES : STD_LOGIC;
9		56	signal COMM_DECS : STD_LOGIC;
10		57	signal COMM_HUNDREDS : STD_LOGIC;
11		58	signal SEG_A : STD_LOGIC;
12		59	signal SEG_B : STD_LOGIC;
13	entity TB_TOPLEVEL_intf is	60	signal SEG_C : STD_LOGIC;
14	end TB_TOPLEVEL_intf;	61	signal SEG_D : STD_LOGIC;
15		62	signal SEG_E : STD_LOGIC;
16	architecture TB_TOPLEVEL_arch of TB_TOPLEVEL_intf is	63	signal SEG_F : STD_LOGIC;
17		64	signal SEG_G : STD_LOGIC;
18		65	signal DP : STD_LOGIC;
19	COMPONENT TopLevel	66	signal ACC_DATA_OUT_BUS : STD_LOGIC_VECTOR(7 DOWNTO 0);
20	PORT(RESET : IN STD_LOGIC;	67	
21	CLOCK : IN STD_LOGIC;	68	
22	ENTER_OP1 : IN STD_LOGIC;	69	constant CLK_period: time := 1 ns;
23	ENTER_OP2 : IN STD_LOGIC;	70	constant TC_period: time := 65536 ns;
24	CALCULATE : IN STD_LOGIC;	71	
25		72	
26	DATA_IN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);	73	BEGIN
27	COMM_ONES : OUT STD_LOGIC;	74	
28	COMM_DECS : OUT STD_LOGIC;	75	UUT: TopLevel
29	COMM_HUNDREDS : OUT STD_LOGIC;	76	PORT MAP(
30	SEG_A : OUT STD_LOGIC;	77	RESET => RESET,
31	SEG_B : OUT STD_LOGIC;	78	CLOCK => CLOCK,
32	SEG_C : OUT STD_LOGIC;	79	ENTER_OP1 => ENTER_OP1,
33	SEG_D : OUT STD_LOGIC;	80	ENTER_OP2 => ENTER_OP2,
34	SEG_E : OUT STD_LOGIC;	81	CALCULATE => CALCULATE,
35	SEG_F : OUT STD_LOGIC;	82	DATA_IN => DATA_IN,
36	SEG_G : OUT STD_LOGIC;	83	COMM_ONES => COMM_ONES,
37	DP : OUT STD_LOGIC;	84	COMM_DECS => COMM_DECS,
38	ACC_DATA_OUT_BUS : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)	85	COMM_HUNDREDS => COMM_HUNDREDS,
39);	86	SEG_A => SEG_A,
40		87	SEG_B => SEG_B,
41		88	SEG_C => SEG_C,
42		89	SEG_D => SEG_D,
43	END COMPONENT;	90	SEG_E => SEG_E,
44		91	SEG_F => SEG_F,
45		92	SEG_G => SEG_G,
46	signal op1 : STD_LOGIC_VECTOR(7 DOWNTO 0) := "00000001";	93	DP => DP,
47	signal op2 : STD_LOGIC_VECTOR(7 DOWNTO 0) := "00000001";	94	ACC_DATA_OUT_BUS=>ACC_DATA_OUT_BUS
48		95	
TB_TopLevel.vhd		TB_TopLevel.vhd*	

```

95
96 );
97
98 CLK_process : process
99 begin
100     CLOCK <= '1';
101     wait for CLK_period/2;
102     CLOCK <= '0';
103     wait for CLK_period/2;
104 end process CLK_process;
105
106
107 stim_proc: process
108 begin
109
110     wait for 2*CLK_period;
111     RESET <= '1';
112     ENTER_OP1 <= '0';
113     ENTER_OP2 <= '0';
114     CALCULATE <= '0';
115     DATA_IN  <=(others => '0');
116
117     wait for 2*TC_period;
118     RESET <='0';
119
120     wait for 4*TC_period;
121     ENTER_OP1 <='1';
122     DATA_IN  <= op1;
123
124
125     wait for 2*TC_period;
126     ENTER_OP1 <='0';
127
128     wait for 4*TC_period;
129     ENTER_OP2 <= '1';
130     DATA_IN  <= op2;
131
132     wait for 2*TC_period;
133     ENTER_OP2 <= '0';
134
135     wait for 4*TC_period;
136     CALCULATE <= '1';
137
138
139     wait for 5*TC_period;
140     wait;
141 end process stim_proc;
142 end TB TOPLEVEL arch;

```

'''

TB_TopLevel.vhd*

7) Запускаю симулятор для файла TestBenchTopLevel.vhd та перевіряю правильність роботи схеми:

Моя формула:

7	$((OP1 \ll 2) - OP2) + 4$
---	---------------------------

OP1 = 1

OP2 = 1

1) $1 \ll 2 = 4$


2) $4 - 1 = 3$


3) $3 + 4 = 7$



Hundred s= 0 A B C D E F \bar{G}

Decs = 0 A B C D E F \bar{G}



Ones = 7 A B C \bar{D} \bar{E} \bar{F} \bar{G}









8) Генерую бінарний файл та запрограмую ним стенд:





Висновок: у цій лабораторній роботі я реалізував цифровий автомат, що обчислює вираз згідно заданого варіанту.