Міністерство освіти і науки України НАЦІОНАЛЬНИЙ УНІВЕРСИТЕТ «ЛЬВІВСЬКА ПОЛІТЕХНІКА» Кафедра ЕОМ



3 лабораторної роботи № 3

3 дисципліни «Моделювання комп'юткрних систем»

На тему: «Поведінковий опис цифрового автомата Перевірка роботи

автомата за допомогою стенда»

Виконав: ст. гр. КІ-202

Довганюк О. С.


Прийняв: ст. в.

Козак Н. Б.

Мета роботи

На базі стенда реалізувати цифровий автомат для обчислення значення виразу. Завдання

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ:.
- 2. Пристрій повинен бути ітераційним (АЛП *(ALU)* повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (*Малюнок 1*):



Виконання роботи

- 1) Спочатку створюю новий проект користуючись методичними вказівками до лабораторної роботи No1.
- 2) Додаю до проекту нові *.vhd файли в яких реалізовую логіку: мультиплексора MUX, регістра ACC, арифметико-логічного пристрою ALU, пристрою керування CU, пам'яті пристрою RAM, перетворювача блоку 7-ми сегментних індикаторів DEC:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity MUX intf is
Port (
   DATA IN
                    : in std_logic_vector(7 downto 0);
   IN SEL
                    : in std logic vector(1 downto 0);
                  : in std_logic_vector(7 downto 0);
   CONSTANT BUS
   RAM DATA OUT BUS : in std logic vector (7 downto 0);
   IN_SEL_OUT_BUS : out std_logic_vector(7 downto 0)
   );
end MUX intf;
 architecture MUX arch of MUX intf is
begin
    INSEL A MUX : process(DATA IN, CONSTANT BUS, RAM DATA OUT BUS, IN SEL)
    begin
      if(IN SEL = "00") then
        IN SEL OUT BUS <= DATA_IN;
      elsif(IN SEL = "01") then
        IN SEL OUT BUS <= RAM DATA OUT BUS;
      else
        IN SEL OUT BUS <= CONSTANT BUS;
      end if;
    end process INSEL_A_MUX;
end MUX arch;
111
                                 MUX.vhd*
library IEEE;
use IEEE.STD_LOGIC 1164.ALL;
entity ACC intf is
port (
   CLOCK
                    : in std_logic;
   ACC WR
                   : in std logic;
   ACC_RST : in std_logic;
ACC_DATA_IN_BUS : in std_logic_vector(7 downto 0);
   ACC_DATA_OUT_BUS : out std_logic_vector(7 downto 0)
end ACC intf;
architecture ACC_arch of ACC_intf is
signal ACC_DATA : std_logic_vector(7 downto 0);
begin
ACC : process(CLOCK, ACC_DATA)
    begin
      if (rising_edge(CLOCK)) then
          if (ACC RST = '1') then
            ACC DATA <= "00000000";
          elsif (ACC WR = '1') then
           ACC DATA <= ACC DATA IN BUS;
         end if;
      end if;
      ACC DATA OUT BUS <= ACC DATA;
    end process ACC;
end ACC arch;
```

ACC.vhd*

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ALU_intf is
port (
   OP CODE BUS
                         : in std logic vector(1 downto 0);
   IN_SEL_OUT_BUS : in std_logic_vector(7 downto 0);
ACC_DATA_OUT_BUS : in std_logic_vector(7 downto 0);
ACC_DATA_IN_BUS : out std_logic_vector(7 downto 0)
end ALU_intf;
architecture ALU_arch of ALU_intf is
begin
 ALU : process(OP CODE BUS, IN_SEL_OUT_BUS, ACC_DATA_OUT_BUS)
        variable A : unsigned(7 downto 0);
       variable B : unsigned (7 downto 0);
       variable TEMP_MUL : unsigned (15 downto 0);
       A := unsigned(ACC_DATA_OUT_BUS);
        B := unsigned(IN SEL OUT BUS);
       case (OP CODE BUS) is
           when "00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(B);
           when "01" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A + "00000100");
when "10" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A - B);
when "11" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A s11 2);
           when others => ACC_DATA_IN_BUS <= "000000000";
        end case;
            end process ALU;
end ALU arch;
111
```

ALU.vhd*

E

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.NUMERIC STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 7 8
     entity CU_intf is
     Port (
      CLOCK
                           : in std_logic;
                          in std_logic;
in std_logic;
in std_logic;
in std_logic;
in std_logic;
     ENTER_OP1
ENTER_OP2
10
      CALCULATE
13
14
     RESET
15
     RAM_WR : out std_logic;
RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
CONSTANT_BUS : inout std_logic_vector(7 downto 0);
16
17
18
19
20
     ACC_WR : out std_logic;
ACC_RST : out std_logic;
IN_SEL : out std_logic_vector(1 downto 0);
OP_CODE_BUS : out std_logic_vector(1 downto 0)
21
22
23
24
25
     );
26
27
28
      end CU_intf;
29
      architecture CU_arch of CU_intf is
30
      type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
signal cu_cur_state : cu_state_type;
signal cu_next_state : cu_state_type;
31
      type
32
33
34
35
36
37
38
     begin
      CONSTANT BUS <= "00000010";
39
40
41
     CU_SYNC_PROC: process (CLOCK)
42
43
44
45
46
47
          begin
                if (rising_edge(CLOCK)) then
   if (RESET = '1') then
                         cu_cur_state <= cu_rst;
                    else
                     cu_cur_state <= cu_next_state;
end if;</pre>
48
                                                                                                                                     ×
                                                           CU.vhd*
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RAM intf is
port (
CLOCK
                   : in std logic;
RAM_WR : in std_logic;
RAM_ADDR_BUS : in STD_LOGIC_VECTOR(1 downto 0);
RAM_DATA_IN_BUS : in STD_LOGIC_VECTOR(7 downto 0);
RAM_DATA_OUT_BUS : out_STD_LOGIC_VECTOR(7 downto 0)
);
end RAM intf;
architecture RAM arch of RAM intf is
type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
signal RAM UNIT
                          : ram_type;
begin
RAM : process(CLOCK, RAM ADDR BUS, RAM UNIT)
    begin
      if (rising_edge(CLOCK)) then
          if (RAM WR = '1') then
             RAM_UNIT(conv_integer(RAM_ADDR_BUS)) <= RAM_DATA_IN_BUS;</pre>
          end if;
      end if;
       RAM_DATA_OUT_BUS <= RAM_UNIT(conv_integer(RAM_ADDR_BUS));
    end process RAM;
end RAM arch;
```

111

RAM.vhd*


```
1
 2
    library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
 3
   use IEEE.NUMERIC STD.ALL;
 4
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
 6
   entity DEC intf is
 8
 9
   port (
10 CLOCK
                       : IN STD LOGIC;
11 RESET
   RESET : IN STD_LOGIC;
ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
12
                 : OUT SID_LOGIC;
13 COMM ONES
14 COMM_DECS
                     : OUT STD_LOGIC;
15 COMM HUNDREDS : OUT STD_LOGIC;
16 SEG A : OUT STD_LOGIC;
17 SEG B
                     : OUT STD LOGIC;
18 SEG_C
                     : OUT STD_LOGIC;
: OUT STD_LOGIC;
19 SEG D
                      : OUT STD LOGIC;
20 SEG E
                     : OUT STD LOGIC;
21 SEG F
                   : OUT STD_LOGIC;
: OUT STD_LOGIC
22
   SEG G
23 DP
   );
25
26
   end DEC intf;
   architecture DEC arch of DEC intf is
27
                       : STD_LOGIC_VECTOR(3 downto 0) := "0000";

: STD_LOGIC_VECTOR(3 downto 0) := "0001";

BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
28 signal ONES BUS
29
    signal DECS BUS
30 signal HONDREDS BUS
32 begin
      BIN TO BCD : process (ACC DATA OUT BUS)
33
             variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
34
            variable bcd : STD LOGIC VECTOR(11 downto 0) ;
35
36
       begin
                               := (others => '0') ;
            bcd
37
38
            hex src
                               := ACC DATA OUT BUS;
39
40
             for i in hex_src'range loop
                if bcd(3 downto 0) > "0100" then
41
                     bcd(3 downto 0) := bcd(3 downto 0) + "0011";
42
43
                  end if ;
                 if bcd(7 downto 4) > "0100" then
44
                      bcd(7 downto 4) := bcd(7 downto 4) + "0011";
                 end if ;
46
                 if bcd(11 downto 8) > "0100" then
47
                     bcd(11 downto 8) := bcd(11 downto 8) + "0011";
48
                                        DEC.vhd*
```

3) Генерую Schematic символи для створених файлів.

4) Створюю файл TopLevel.sch, та виконую інтеграцію компонентів системи між собою та зі стендом:



5) Створюю файл Constraints.ucf та призначаю виводам схеми фізичні виводи пільової FPGA:

```
1
                                   UCF for ElbertV2 Development Board
2
3
   CONFIG VCCAUX = "3.3";
5
   # Clock 12 MHz
6
   NET "CLOCK"
                         LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
8
   9
                          Seven Segment Display
10
   11
12
     NET "SEG A"
               LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
13
     NET "SEG B"
               LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14
                LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
     NET "SEG C"
15
     NET "SEG D"
16
     NET "SEG E"
               LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
               LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17
     NET "SEG F"
18
               LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
     NET "SEG G"
19
     NET "DP"
20
21
     NET "COMM_HUNDREDS" LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "COMM_DECS" LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
22
23
                  LOC = P121 | IOSTANDARD - EVONOS33 | SLEW = SLOW | DRIVE = 12;
    NET "COMM ONES"
24
26
                             DP Switches
  27
28
    29
30
31
32
33
34
35
36
37
39 #
                             Switches
  40
41
                       LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
     NET "ENTER OP1"
42
     NET "ENTER OP2"
43
     NET "CALC"
44
     NET "RESET"
                       LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
45
46
47
Complite_Mashine.ucf
```

6) Створюю файл TestBenchTopLevel.vhd та прописую в ньому поведінку вхідних сигналів для тестування схеми за допомогою симулятора:

```
LIBRARY ieee;
                                                                            48
     USE ieee.std logic 1164.ALL;
                                                                                    signal RESET :
                                                                                                          STD LOGIC;
                                                                            49
    USE ieee.numeric_std.ALL;
                                                                                    signal CLOCK :
                                                                                                        STD_LOGIC;
    LIBRARY UNISIM;
                                                                            51
                                                                                   signal ENTER_OP1 :
                                                                                                               STD LOGIC;
 5
    USE UNISIM. Vcomponents. ALL;
                                                                            52
                                                                                   signal ENTER_OP2 :
                                                                                                              STD_LOGIC;
                                                                                                              STD LOGIC;
                                                                                   signal CALCULATE :
 6
    use std.textio.all;
                                                                            53
 7 use ieee.std_logic_textio.all;
8 use IEEE.std_logic_signed.all;
                                                                                  signal DATA IN : STD LOGIC VECTOR (7 DOWNTO 0);
signal COMM ONES : STD LOGIC;
signal COMM DECS : STD LOGIC;
                                                                            54
                                                                            55
                                                                                                              STD LOGIC:
 9
                                                                            56
                                                                                   signal COMM_HUNDREDS :
                                                                                                                   STD LOGIC;
10
                                                                            57
                                                                                   signal SEG A : STD LOGIC;
11
                                                                            58
                                                                            59
                                                                                   signal SEG_B :
                                                                                                          STD_LOGIC;
12
     entity TB_TOPLEVEL_intf is
                                                                            60
                                                                                   signal SEG C :
                                                                                                          STD LOGIC;
                                                                                                          STD_LOGIC;
                                                                                   signal SEG_D :
14
     end TB_TOPLEVEL_intf;
                                                                            61
                                                                                                          STD LOGIC:
15
                                                                            62
                                                                                   signal SEG E :
                                                                                                          STD_LOGIC;
                                                                                  signal SEG F
   architecture TB_TOPLEVEL_arch of TB_TOPLEVEL_intf is
16
                                                                            63
                                                                                                         STD_LOGIC;
STD_LOGIC;
                                                                                  signal SEG_G
                                                                            64
17
                                                                            65
                                                                                   signal DP
18
                                                                                   signal ACC_DATA_OUT_BUS : STD_LOGIC_VECTOR(7 DOWNTO 0);
       COMPONENT TopLevel
                                                                            66
19
       PORT ( RESET : IN STD_LOGIC; CLOCK : IN STD_LOGIC;
                                                                            67
20
21
                                                                            68
                ENTER OP1 : IN STD LOGIC;
ENTER OP2 : IN STD LOGIC;
CALCULATE : IN STD LOGIC;
                                                                                    constant CLK_period: time := 1 ns;
22
                                                                            69
                                                                                    constant TC_period: time := 65536 ns;
23
                                                                            70
                                                                            71
24
                                                                            72
25
                 DATA_IN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
                                                                            73
26
                COMM_ONES : OUT STD_LOGIC;
COMM_DECS : OUT STD_LOGIC;
COMM_HUNDREDS : OUT STD_LOGIC;
SEG_A : OUT STD_LOGIC;
27
                                                                            75
                                                                                    UUT: TopLevel
28
                                                                            76
                                                                                   PORT MAP (
29
                                                                            77
                                                                                    RESET => RESET,
CLOCK => CLOCK,
30
                            OUT STD_LOGIC;
                                                                            78
                 SEG B :
31
                                                                                      ENTER OP1 => ENTER OP1,
                                                                            79
                 SEG C : OUT STD LOGIC;
32
                                                                                     ENTER OP2 => ENTER OP2,
                                                                            80
33
                 SEG_D : OUT STD_LOGIC;
                                                                                      CALCULATE => CALCULATE,
34
                 SEG_E : OUT STD_LOGIC;
                                                                            81
                                                                                      DATA_IN => DATA_IN,
                                                                            82
35
                 SEG F
                        : OUT STD_LOGIC;
             SEG G : OUT STD LOGIC;
DP : OUT STD LOGIC;
ACC_DATA_OUT_BUS : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
                                                                            83
                                                                                      COMM_ONES => COMM_ONES,
36
                                                                            84
                                                                                      COMM DECS => COMM DECS,
37
                                                                                      COMM_HUNDREDS => COMM_HUNDREDS,
                                                                            85
38
                                                                                      SEG A => SEG A,
                                                                            86
39
             );
                                                                                      SEG B => SEG B,
                                                                            87
40
                                                                                      SEG C => SEG C,
                                                                            88
41
                                                                                      SEG D => SEG D,
                                                                            89
42
                                                                            90
                                                                                      SEG_E => SEG_E,
       END COMPONENT:
43
                                                                                      SEG_F => SEG_F,
                                                                            91
44
                                                                            92
                                                                                      SEG_G => SEG_G,
45
                                                                                      DP => DP,
       signal op1 : STD_LOGIC_VECTOR(7 DOWNTO 0):="00000001";
signal op2 : STD_LOGIC_VECTOR(7 DOWNTO 0):="00000001";
                                                                            93
46
                                                                                     ACC_DATA_OUT_BUS=>ACC_DATA_OUT_BUS
                                                                            94
47
                                                                            95
48
         111
                                                                                                                               TB_TopLevel.vhd*
                                                   TB TopLevel.vhd
```

```
96
 97
 98
         CLK process : process
                CLOCK <= '1';
100
                wait for CLK period/2;
CLOCK <= '0';</pre>
101
102
       wait for CLK_period/2;
end process CLK_process;
103
104
105
107
          stim_proc: process
          begin
109
          wait for 2*CLK_period;
RESET <= '1';
ENTER_OP1 <= '0';</pre>
110
111
112
          ENTER_OP2 <= '0';
CALCULATE <= '0';
DATA_IN <=(others => '0');
113
114
115
116
          wait for 2*TC_period;
RESET <='0';</pre>
117
118
119
120
          wait for 4*TC_period;
          ENTER_OP1 <='1';
DATA_IN <= op1;
121
122
123
124
          wait for 2*TC_period;
ENTER_OP1 <='0';</pre>
125
126
127
          wait for 4*TC_period;
ENTER_OP2 <= '1';
DATA_IN <= op2;</pre>
128
129
130
131
          wait for 2*TC_period;
ENTER_OP2 <= '0';</pre>
132
133
134
          wait for 4*TC_period;
CALCULATE <= '1';</pre>
135
136
137
139
         wait for 5*TC_period;
140
           wait;
141 end process stim_proc;
142 end TB TOPLEVEL arch;
                                                                 TB_TopLevel.vhd*
```

7) Запускаю симулятор для файла TestBenchTopLevel.vhd та перевіряю правильність роботи схеми:

Моя формула:

```
7 ((OP1 << 2) – OP2) + 4
```

```
OP1 = 1

OP2 = 1


1) 1 << 2 = 4


2) 4 - 1 = 3

3) 3 + 4 = 7

Hundred s= 0 A B C D E F \overline{G}


Ones = 7 A B C \overline{D} \overline{E} \overline{F} \overline{G}
```









8) Генерую бінарний файл та запрограмовую ним стенд:









Висновок: у цій лабораторній роботі я реалізував цифровий автомат, що обчислює вираз згідно заданого варіанту.