






6,8,13,18 P_AD[63..0] < P_AD[63..0] U39-2 U39-1 VSS_00 VSS_01 VSS_02 VSS_03 VSS_04 VSS_05 VSS_06 VSS_07 VSS_08 B2 B3 B8 B14 B15 A1 A16 C3 N11 P ADD
110 P ADD
110 P ADD
110 P ADZ
111 P ADZ 6 37.5MHz_CLK<< U39-3 A14 CLKIN C13 D8 D9 K3 K4 K13 K14 VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 × A15 CLKOUT CLKO E11 C15 E12 D12 D11 TDI TDO TMS TCLK RX3P RX3N TX3P TX3N R11 R13 R6 R4 VIO_28 VIO_29 VIO_27 VIO_26 VIO_25 E8 TOUT
E9 TSET0
D6 DPA MODE#
SSCEN M15 M12 VIO_24 VIO_23 M11 M10 M8 M8 M7 M6 L12 L2 K12 L2 K12 H5 H15 H12 H5 H12 G12 G5 F12 F5 F5 F5 F5 RX2P RX2N TX2P TX2N VIO_21 VIO_20 VIO_19 VIO_18 VIO_17 VIO_16 VIO_15 VIO_14 VIO_13 VIO_11 VIO_10 VIO_09 VIO_09 VIO_08 VIO_05 VIO_04 VIO_03 VIO_04 VIO_02 VIO_01 VIO_02 VIO_02 VIO_01 VIO_02 VIO_02 VIO_02 VIO_01 E6 SDI SCS# R47 1k R46 1k P CBE0# P6
P CBE1# T2
P CBE2# N3
P CBE3# H3
P CBE4# P13
P CBE5# T12
P CBE6# R12
P CBE7# P12 _ _ _ _ _ _ _ _ _ _ 6,8,18 P_CBE0# 6,8,18 P_CBE1# 6,8,18 P_CBE2# 6,8,18 P_CBE3# 6,8,13,18 P_CBE4# 6,8,13,18 P_CBE5# 6,8,13,18 P_CBE6# 6,8,13,18 P_CBE7# P_CBE0# P_CBE1# P_CBE2# P_CBE3# P_CBE4# P_CBE5# P_CBE6# P_CBE7# P_INTA# D3 SATA_INT# >>> SATA_INT# 11 RX1P RX1N TX1P TX1N C45 C46 10u C46 CAP3 P_REQ64# P_ACK64# P_PAR64 P_PA C49 0.015u FB2 RX0P RX0N TX0P TX0N T9 CAP2 CAP1 M4 P_FRAME#
M2 P_DEVSEL#
13 P_IRDY#
P1 P_TRDY#
P2 P_STOP#
H2 P_IDSEL
P_PAR
E1 P_PAR
E3 P_CNT#
D2 P_RST# C47 C48 10u C48 0.1u 6.8.13.18 P_FRAME# 6.8.13.18 P_DEVSEL# 6.8.13.16.18 P_IRDY# R46.8.13.16.18 P_TRDY# P_AD19 2 3.3V C50 0.1u 32B PCI# CAO0 N13 N10 N7 N4 VCCREF_6 VCCREF_5 VCCREF_4 VCCREF_3 VCCREF_2 VCCREF_1 VCCREF_0 6,8,18 P_PAR 6 P_REQ3# 6 P_GNT3# 6,8,11,18 SYS_RST# E10 RBIAS VAO and VA1 are very critical. P_CLK Close to I31244 M16 B16 B1 131244 R45 1k C404 0.1u_NC 131244 L16 L1 VCC18_B VCC18_A C42 0.1u C43 10u VSATA_3 VSATA_2 VSATA_1 VSATA_0 Must separately bypassed to 131244 ground with 0.1u and 10u 2.60 C79 C80 C81 C81 C81 I31244 2.6V decouple C104 C105 I31244 3.3V decouple SATA controller 31244 Wednesday, August 31, 2005


























```
Ver1.0--> Ver1.1
  1: Change R35, R49, R50 pull up the voltage: VTT -> 3.3V (Page 4)
  2: Delete U9 pin19 net(Page 2)
  3: Add 4.7k pull up resistor in U55 pin53(Page 2)
  4: Delete 4.7k pull up resistor in U55 pin15(Page 2)
  5: Modify netP AD19 to connect R41
  6: Delete CRTL 15 and CRTL 25 circuit
  7: Add AIC1117 18 voltage LDO
 Ver1.1--> Lena MB V0.1
 1: Add USB Host Controller
 2: Change EMI and ESD component on page17
 3: Delete Power MCU fuction on page11
 4: Add Mount hole
 5: Add U62(IDTQ3126) on page 11
 6: Add power test resistor
 7: Change Ethernet Controller from 82545 to 82546
 8: Add PCI Bridge BW311544
 9: Change USB controller from ISP1760 to VT6212
 10: Change U63 footprint( PQFP->LQFP)
 11: Change DDR CKE pull-up voltage value(3.3v->2.6VQ)
 Leba MB V0.1--> Lena MB V0.2
 1: Change R460, R463 value(33ohm-->33.2ohm)
 2: Remove R459, R522, R528
 3: Add C255, C256, C292, C293, C294, C295, C296, C297, C298, C299, C391
 4: Change 2.6VQ and VTTDDR power module
 5: Chagne 2.5V and 1.5V power module
 6: Change J21 connector model
Leba MB V0.2--> Lena MB V2.1
1: Stuff R183,R308,R516,C375,C368
2: Delete R158,R145,R423,R510,C107,C238,C33
3: Add C500, C501, C502, C503, C504, U74, R600, R601
4: Change R152 value: 1.96K--> 12K
```

File
History
Size Document Number
C USI DINISIMIST CONFIDENTIAL
Pate: Turnelle Sentember M 2005 Rises 20 of 20