Final project: Part III

Design of a (parameterizable) single-cycle datapath

Top entity: Parameterizable Single-Cycle Datapath

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
-- Architecture B Parametrizable Single Cycle Data Path
-- Synchronous read Register Bank connected to an Asynchronous
-- The Data path contains 3 multiplexers, a single ALU and
-- a simulated ram Address output.
-- Multiplexer 1 controls the Input B of the ALU it either inputs
-- the immediate value or the value from Read B input from the register selected.
-- Multiplexer 2 controls what value is output to the RAM simulated address,
--it is either the output of the ALU or the input memory address.
--Multiplexer 3 controls the data that is input to the register bank input,
--either the output of the ALU is input or the value that is contained within
--address of the simulated RAM.
-- the simulated ram output is made up of a value to write to the ram
-- controlled by a tristate buffer an input for ram value to simulate the
-- value at that address and an output for the Address.
-- The ALU performs +1, -1, A+B, A-B, And, Or, Xor, Not operations,
--shift left & right, rotate left & right and the flags from
-- the results are below
-- note only one of the above ALU operations is able to be performed per clk cycle
-- Flags(0): OUT = 0
-- Flags(1): OUT ? 0
-- Flags(2): OUT = 1
-- Flags(3): OUT < 0
-- Flags(4): OUT > 0
-- Flags(5): OUT ? 0
-- Flags(6): OUT ? 0
-- Flags(7): Overflow
entity Parameterizable Single Cycle Datapath is
GENERIC ( data size : natural := 16;
reg size : natural := 32);
Port ( REG A
                       : in STD LOGIC VECTOR ((log2(reg size))-1 downto 0);
                : in STD LOGIC VECTOR ((log2(reg size))-1 downto 0);
WRITE EN
               : in STD LOGIC;
-- ENABLES REGISTERS TO BE WRITTEN TO WHEN VALUE 1
CLK
                : in STD LOGIC;
                : in STD LOGIC;
WRITE REG ADDR : in STD LOGIC VECTOR ((log2(reg size)) - 1 downto 0);
-- REGISTER NUMBER TO BE WRITTEN TO
IMMED
                : in STD_LOGIC_VECTOR ((data_size- 1) downto 0);
MEM ADD
                : in STD LOGIC VECTOR ((data size- 1) downto 0);
-- MEMORY OF SIMULATED RAM TO BE CHOSEN
                : in STD LOGIC VECTOR (2 downto 0);
Sel
-- BIT 0 CONTROLS mux 3, -- BIT 1 CONTROLS mux 2, -- BIT 2 CONTROLS mux 1
                : in STD_LOGIC_VECTOR (3 downto 0);
AT.IJ
SHIFT
                : in STD LOGIC VECTOR ((log2(data size)) - 1 downto 0);
-- number of shifts/rotations the ALU should infer on the data
RAM DATA
           : in STD_LOGIC_VECTOR ((data_size - 1) downto 0);
-- data from address of the RAM simulation
OEN
               : in STD LOGIC;
-- output enable to write to Ram simulation values.
                : out STD_LOGIC_VECTOR (7 downto 0);
Flags
MEM DATA WRITE : out STD LOGIC VECTOR ((data size - 1) downto 0);
--data to be written to the RAM simulation
```

```
MEM DATA ADD : out STD LOGIC VECTOR ((data size - 1) downto 0));
              -- address of the RAM simulation to be read or written to
end Parameterizable Single Cycle Datapath;
architecture Behavioral of Parameterizable Single Cycle Datapath is
signal ALU_SHIFT_OUT_INT
signal SHIFT_OUT_INT
signal MUX_1_OUT_INT
signal MUX_2_OUT_INT
signal MUX_3_OUT_INT
signal MUX_3_OUT_INT
signal MUX_3_OUT_INT
signal MUX_3_OUT_INT
struct
STD_LOGIC_VECTOR((data_size-1) downto 0);
signal MUX_3_OUT_INT
STD_LOGIC_VECTOR((data_size-1) downto 0);
struct
STD_LOGIC_VECTOR((data_size-1) downto 0);
struct
STD_LOGIC_VECTOR((data_size-1) downto 0);
begin
Reg Bank: entity work.reg bank
              Generic map ( data size => data size,
                             reg size => reg size)
                port map ( -- inputs
                                          => clk ,
                             CLK
                                          => RST,
                             rst
                             Write en => WRITE EN,
                             Write addr => WRITE REG ADDR,
                             Reg_A => REG_A,
Reg_B => REG_B,
                             DATA_IN => MUX_3_OUT_INT,
                             -- outputs
                             DATA OUT 1 => REG A DATA INT,
                             DATA OUT 2 => REG B DATA INT);
ALU Parameterizable: entity work.Parameterizable ALU
              Generic map( data size => data size)
                  Port map ( -- inputs
                               A => REG A_DATA_INT,
                                        => MUX 1 OUT INT,
                                        => SHIFT,
                                OpCode => ALU,
                                -- outputs
                               ALU Out => ALU SHIFT OUT INT,
                                Flags => Flags INT);
  --MULTIPLEXER 1
 MUX 1 OUT INT <= IMMED when Sel(2) = '1' else--
                      REG_B_DATA_INT when Sel(2) = '0' else--
                      (others => 'U');
  --MULTIPLEXER 2
 MEM DATA ADD <= MEM ADD when Sel(1) = '1' else--
                      ALU SHIFT OUT INT when Sel(1) = '0' else--
                      (others => 'U');
   --MULTIPLEXER 3
 MUX 3 OUT INT <= RAM DATA when Sel(0) = '1' else--
                      ALU SHIFT OUT INT when Sel(0) = '0' else--
                      (others => 'U');
   --TRI-STATE BUFFER OUTPUT ENABLE TO SIMULATED RAM
 MEM DATA_WRITE <= REG_B_DATA_INT when (OEN = '1') else</pre>
                      (others => 'Z'); -- Z = high-impedance
 Flags <= Flags INT;</pre>
end Behavioral;
```

Reg_Bank code found in Part 1

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
-- Parameterizable register bank
-- One Write per clock cycle, dual read
-- two generics for data size and number of registers
-- 2D Array of register outputs [reg X][data size]
--reg 0 is added to the start of reg array, reg 0 = phantom reg & value always = 0
entity reg bank is
    GENERIC ( data size : natural := 16;
              reg size : natural := 8);
    Port(
           - inputs
          clk : in STD LOGIC;
          rst : in STD LOGIC;
          Write en : in STD LOGIC;
          Write addr : in STD LOGIC VECTOR (log2(reg size)-1 downto 0);
          Reg_A : in STD_LOGIC_VECTOR (log2(reg_size)-1 downto 0);
          Reg_B : in STD_LOGIC_VECTOR (log2(reg_size)-1 downto 0);
          DATA IN : in STD LOGIC VECTOR (data size -1 downto 0);
          -- outputs
          DATA_OUT_1: out STD_LOGIC_VECTOR (data_size-1 downto 0);
          DATA OUT 2: out STD LOGIC VECTOR (data size-1 downto 0));
end reg bank;
architecture Behavioral of reg bank is
-- Internal signals
-- 2D array of register outputs
type reg bank is array (reg size-1 downto 0)
    of STD LOGIC VECTOR(data size -1 downto 0);
signal int reg bank out : reg bank; -- array
-- internal from decoder to registers
                      : STD LOGIC VECTOR ( reg size -1 downto 0);
signal int reg addr
-- internal buffer B enable
signal int buff B en : STD LOGIC VECTOR( reg size -1 downto 0);
-- internal buffer A enable
signal int buff A en
                     : STD LOGIC VECTOR ( reg size -1 downto 0);
-- internal Data in for register 0
signal int data in reg0 : STD LOGIC VECTOR(data size -1 downto 0);
Reg0: entity work.reg_bits
            Generic map( data size => data size)
            port map ( clk => clk,
                       rst => rst,
                       en => int_reg_addr(0),
                       DATA_IN => int_data_in_reg0,
                       DATA_OUT => int_reg_bank_out(0));
int reg addr(0) <= 0';
DATA OUT 1 \leq int reg bank out(0) when (int buff A en(0) = '1')
                                  else (others => 'Z'); -- Z = high-impedance
DATA_OUT_2 <= int_reg_bank_out(0) when (int_buff_B_en(0) = '1')
                                  else (others => 'Z'); -- Z = high-impedance
```

```
-- starting from 1 as reg 0 (above) is a phantom register in this case
REG: for i in 1 to reg size - 1 generate
   one_bit: entity work.reg bits
            Generic map( data size => data_size)
            port map ( clk => clk,
                       rst => rst,
                       en => int reg addr(i),
                        DATA IN => DATA IN,
                       DATA OUT => int_reg_bank_out(i));
            -- buffer implementation
            DATA OUT 1 \leq int reg bank out(i) when (int buff A en(i) = '1')
                                               else (others => 'Z'); -- Z = high-
impedance
            DATA OUT 2 \leftarrow int reg bank out(i) when (int buff B en(i) = '1')
                                               else (others => 'Z'); -- Z = high-
impedance
--Write address reg decoder
int reg addr(i) <= '1' when (i = unsigned(Write addr) and Write en = '1')
                   else 'Z';
    end generate;
--reg A/B address Decoder
DECODER: for i in 0 to reg size - 1 generate
int buff A en(i) <= '1' when (i = unsigned(Reg A))</pre>
                       else 'Z';
int_buff_B_en(i) \le '1' when (i = unsigned(Reg_B))
                       else 'Z';
end generate;
end Behavioral;
```

ALU_Parameterizable code found in Part 2:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
-- Asynchronous Parametrizable Arithmatic Logic Unit
-- allows for identity, bitwise, arithmaetic and shift logic
-- outputs results and flags for results output
-- each flag bit represents a different value event more detail below
entity Parameterizable ALU is
generic (Data Size : natural := 16);
    Port ( A : in STD LOGIC VECTOR ((Data Size-1) downto 0);
           B : in STD_LOGIC_VECTOR ((Data_Size-1) downto 0);
           X : in STD LOGIC VECTOR (log2(Data Size)-1 downto 0);
           OpCode : in STD LOGIC VECTOR (3 downto 0);
           ALU Out : out STD LOGIC VECTOR (Data Size-1 downto 0);
           Flags : out STD LOGIC VECTOR (7 downto 0));
end Parameterizable ALU;
architecture Behavioral of Parameterizable ALU is
signal MUX Output : STD LOGIC VECTOR((Data Size-1) downto 0);
signal X Integer : integer ;
X Integer <= to integer(unsigned(X));</pre>
             -- identity (Value in A unchanged to output)
MUX Output <= A when (OpCode = "0000") else--
  (others => '0') when (OpCode = "0001") else--
  (others => '0') when (OpCode = "0010") else--
  (others => '0') when (OpCode = "0011") else--
             -- bitwise logic
       (A and B) when (OpCode = "0100") else--
        (A or B) when (OpCode = "0101") else--
       (A xor B) when (OpCode = "0110") else--
         (Not A) when (OpCode = "0111") else-
 -- Arithmetic
 STD LOGIC VECTOR
                                                          when (OpCode = "1000") else--
                         (((signed(A)) + 1))
                                                          when (OpCode = "1001") else--
                         (((signed(A)) - 1))
 STD LOGIC VECTOR
                        (((signed(A)) + (signed(B)))) when(OpCode = "1010") else--
 STD LOGIC VECTOR
                        (((signed(A)) - (signed(B)))) when(OpCode = "1011") else-
STD LOGIC VECTOR
 --shift
STD_LOGIC_VECTOR(shift_left (signed(A), X_Integer)) when (OpCode = "1100") else--
STD_LOGIC_VECTOR(shift_right (signed(A), X_Integer)) when (OpCode = "1101") else--
STD_LOGIC_VECTOR(rotate_left (unsigned(A), X_Integer)) when (OpCode = "1110") else--
STD LOGIC VECTOR (rotate_right (unsigned (A), X Integer)) when (OpCode = "1111") else--
                                                                        (others => 'U');
```

```
Flags(0) <= '1' when (signed(MUX_Output) = 0) else '0'; -- equal to 0 check
   Flags(1) \leftarrow '1' when (signed(MUX_Output) /= 0) else '0'; -- not equal to 0 check
   Flags(2) \leftarrow '1' when (signed(MUX_Output) = 1) else '0'; -- equal to 1 check Flags(3) \leftarrow '1' when (signed(MUX_Output) \leftarrow 0) else '0'; -- less than 0 check
   Flags(4) <= '1' when (signed(MUX_Output) > 0) else '0'; -- greater than 0 check
   Flags(5) <= '1' when (signed(MUX Output) <= 0) else '0'; -- less than or equal to 0 check
   Flags(6) <= '1' when (signed(MUX Output) >= 0) else '0'; -- greater than or equal to 0 check
   Flags(7) <= --overflow conditions below
   -- checks when over flow can potentially occur via the opcode
   -- then checks the individual circumstances for each opcode that can potentially cause an overflow
   -- signed(A) + 1 overflows when A MSB = 0 and Output value MSB = 1
   '1' when (OpCode = "1000" and A(Data_Size-1) = '0' and MUX_Output(Data_Size-1) = '1') else
   -- signed(A) - 1 overflows when A \overline{MSB} = 1 and Output value \overline{MSB} = 0
   '1' when (OpCode = "1001" and A(Data_Size-1) = '1' and MUX_Output(Data_Size-1) = '0') else
   -- signed(A) + signed(B) overflows when A MSB = 0 and when B MSB = 0 and Output value MSB = 1
   -- also over flows when
   -- signed(A) + signed(B) overflows when A MSB = 1 and when B MSB = 1 and Output value MSB = 0
   '1' when (OpCode = "1010" and A(Data Size-1) = '0'
                               and B(Data Size-1) = '0'
                               and MUX Output (Data Size-1) = '1') else
   '1' when (OpCode = "1010" and A(Data Size-1) = '1'
                               and B(Data_Size-1) = '1'
                               and MUX Output (Data Size-1) = '0') else
   -- signed(A) - signed(B) overflows when A MSB = 1 and when B MSB = 0 and Output value MSB = 0
   -- also over flows when
   -- signed(A) - signed(B) overflows when A MSB = 0 and when B MSB = 1 and Output value MSB = 1
   '1' when (OpCode = "1011" and A(Data_Size-1) = '1'
                               and B(Data_Size-1) = '0'
                               and MUX_Output(Data_Size-1) = '0') else
   '1' when (OpCode = "1011" and A(Data Size-1) = '0'
                               and B(Data Size-1) = '1'
                               and MUX Output (Data Size-1) = '1') else
   '0';
ALU Out <= MUX Output;
end Behavioral;
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity Parameterizable Single Cycle Datapath TB is
end Parameterizable Single Cycle Datapath TB;
architecture Behavioral of Parameterizable Single Cycle Datapath TB is
-- Constants
constant Data_size : natural := 16;
constant reg_size : natural := 32;
constant clk period : time := 10ns;
-- Inputs
signal REG_B
                   : STD LOGIC VECTOR((log2(reg size)) - 1 downto 0);
                   : STD_LOGIC_VECTOR((log2(reg_size)) - 1 downto 0);
signal WRITE EN
                   : STD LOGIC;
signal CLK
                   : STD LOGIC;
signal RST
                   : STD LOGIC;
signal WRITE REG ADDR: STD_LOGIC_VECTOR ((log2(reg_size)) - 1 downto 0);
signal IMMED : STD_LOGIC_VECTOR(Data_size - 1 downto 0);
signal MEM ADD
                   : STD LOGIC VECTOR (Data size - 1 downto 0);
signal Sel
                   : STD LOGIC VECTOR (2 downto 0);
signal ALU
                   : STD LOGIC VECTOR (3 downto 0);
signal SHIFT
                  : STD LOGIC VECTOR ((log2(data size)) - 1 downto 0);
signal RAM_DATA
                  : STD LOGIC VECTOR (Data size - 1 downto 0);
signal OEN
                   : STD LOGIC;
-- Outputs
signal MEM DATA WRITE: STD LOGIC VECTOR(Data size - 1 downto 0);
signal MEM DATA ADD : STD LOGIC VECTOR ((data size - 1) downto 0);
                    : STD LOGIC VECTOR (7 downto 0);
signal Flags
type test_vector is record
-- inputs
REG A
                : STD LOGIC VECTOR((log2(reg size)) - 1 downto 0);
               : STD LOGIC VECTOR((log2(reg size)) - 1 downto 0);
REG B
WRITE_EN
               : STD LOGIC;
WRITE_REG_ADDR : STD_LOGIC_VECTOR ((log2(reg_size)) - 1 downto 0);
         : STD_LOGIC_VECTOR(Data_size - 1 downto 0);
IMMED
               : STD_LOGIC_VECTOR(Data_size - 1 downto 0);
MEM ADD
               : STD_LOGIC_VECTOR(2 downto 0);
Sel
AT.IJ
               : STD LOGIC VECTOR (3 downto 0);
SHIFT
               : STD LOGIC VECTOR ((log2(data size)) - 1 downto 0);
               : STD LOGIC VECTOR(Data_size - 1 downto 0);
RAM DATA
OEN
               : STD LOGIC;
-- Outputs
MEM_DATA_WRITE : STD_LOGIC_VECTOR(Data_size - 1 downto 0);
MEM DATA ADD
              : STD_LOGIC_VECTOR ((data_size - 1) downto 0);
Flags
                : STD_LOGIC_VECTOR (7 downto 0);
end record;
```

```
type test vector array is array (natural range <>) of test vector;
constant test vectors : test vector array := (
  --REG A, REG B, WRITE EN, WRITE REG ADDR, IMMED, MEM ADD, Sel, ALU, SHIFT, RAM DATA, OEN, Flags, MEM DATA Write, MEM DATA ADD
  --inc R1, R0; [store the value 1 into register R1]
 ("00000", "00000", '1', "00001",
                                 X"0000",X"0000", "000", "1000","0000", X"0000", '0', "010101110","ZZZZZZZZZZZZZZZZZZZZ,X"0001"),
  -- addi R2, R0, 0005; [store value 5 into register R2]
 ("00000", "00000", '1', "00010",
                                 X"0005",X"0000", "100", "1010","0000", X"0000", '0', "01010010","ZZZZZZZZZZZZZZZZZZZZZ,X"0005"),
  --shl R3, R1, 3; [store value 8 into register R3]
 -- storr R2, R3; [store 5 into memory at address 8]
 ("00000", "00010", '0', "00000",
                                 X"0000",X"0005", "010", "0000","0000", X"0000", '1', "01100001", X"0005" ,X"0005"),
  --loadi R5, 1f1f; [load into R5 the contents of the memory at address 1F1]
```

```
begin
UUT: entity work. Parameterizable Single Cycle Datapath
-- map top level entity pins to testbench
GENERIC MAP ( data size => data size,
              reg_size => reg_size)
   PORT MAP ( REG A
                              => REG A,
              REG B
                             => REG B,
                             => WRITE EN,
              WRITE EN
                              => CLK,
             CLK
              RST
                              => RST,
             WRITE REG ADDR => WRITE REG ADDR,
                            => IMMED,
             IMMED
                            => MEM_ADD,
             MEM ADD
                             => Sel,
             Sel
                             => ALU,
             ATIU
                             => SHIFT,
             SHIFT
                             => RAM DATA,
              RAM DATA
              OEN
                             => OEN,
                             => Flags,
              Flags
              MEM DATA WRITE => MEM DATA WRITE,
              MEM DATA ADD => MEM DATA ADD);
 -- Clock process
 clk process :process
 begin
 CLK <= '0';
 wait for clk_period/2;
 CLK <= '1';
 wait for clk_period/2;
 end process;
-- Test procedure
TEST: process
begin
wait for 100 ns; --wait for initialization
wait until falling edge (CLK); -- input signals change at falling edge
-- reset registers
RST <= '1';
wait for 20ns;
RST <= '0';
 -- test all input vectors
for i in test vectors'range loop
      REG A
                       <= test vectors(i).REG A;</pre>
      REG B
                       <= test_vectors(i).REG_B;</pre>
      WRITE EN
                       <= test_vectors(i).WRITE_EN;</pre>
      WRITE_REG_ADDR <= test_vectors(i).WRITE_REG_ADDR;</pre>
                       <= test_vectors(i).IMMED;</pre>
      IMMED
      MEM ADD
                       <= test_vectors(i).MEM_ADD;</pre>
      Sel
                       <= test_vectors(i).Sel;</pre>
      ALU
                       <= test_vectors(i).ALU ;</pre>
      SHIFT
                       <= test_vectors(i).SHIFT ;</pre>
      RAM DATA
                       <= test_vectors(i).RAM_DATA;</pre>
      OEN
                       <= test_vectors(i).OEN;</pre>
      wait for 60 ns;
```


```
--Report error for every wrong test case of Flags, MEM DATA WRITE
 -- and MEM DATA ADD.
assert (
                            (Flags = test vectors(i).Flags)
                            (MEM DATA WRITE = test vectors(i).MEM DATA WRITE)
                           and
                            (MEM DATA ADD = test vectors(i).MEM DATA ADD)
                           )
                           -- report the values of all inputs and outputs in the case of wrong predicted
                           -- values with formatting.
                         CR &
report
 "test vectors value " & integer'image(i) & " FAILED " & CR & CR &
"for inputs"
                                                                                    & CR &
"Reg A value: " & integer 'image(to_integer(unsigned(REG_A))) & CR & "Reg B value: " & integer 'image(to_integer(unsigned(REG_B))) & CR & "WRITE_EN: " & std_logic'image(WRITE_EN) & CR & "WRITE_REG_ADDR: " & integer 'image(to_integer(signed(WRITE_REG_ADDR))) & CR & "IMMED: " & integer 'image(to_integer(unsigned(IMMED))) & CR & "integer 'image(IMMED)) & CR & "Integer 'image(IMMED)) & "Integer 'image(IMMED)) & CR & "Integer 'image(IMMED)) & "Integer 'image(IMMED)) & "Integer 'image(IMMED)) & "Integer 'image(IMMED) & "Integer 'image(IMMED)) & "Integer 'image(IMMED) & "Intege
                                                                               & integer 'image(to_integer(unsigned(IMMED))) & CR & integer 'image(to_integer(unsigned(MEM_ADD))) & CR & integer 'image(to_integer(unsigned(Sel))) & CR & integer 'image(to_integer(unsigned(ALU))) & CR & integer 'image(to_integer(unsigned(SHIFT))) & CR & integer 'image(to_integer(unsigned(RAM_SIM))) & CR & std_logic'image(OEN) & CR & CR &
 "MEM ADD : "
"Sel: "
"ALU: "
"SHIFT: "
"RAM SIM: "
"OEN: "
                                                                    & CR &
"for outputs"
"Flags: "
                                                                                   & integer 'image(to integer(unsigned(Flags))) & CR &
"MEM_DATA_WRITE: " & integer 'image(to_integer(unsigned(MEM_DATA_WRITE))) & CR & "MEM_DATA_ADD: " & integer 'image(to_integer(unsigned(MEM_DATA_ADD))) & CR
   severity error; -- only reports errors does NOT stop the program if errors detected
      end loop;
wait; -- waits forever
end process;
end Behavioral;
```

Register bank reset




Results of all 5 instructions







Instruction 2 addi R2, R0, 0005; [store value 5 into register R2]




Instruction 3 shl R3, R1, 3; [store value 8 into register R3]



Instruction 4 storr R2, R3; [store 5 into memory at address 8]



Instruction 5 [load into R5 the contents of the memory at address 1F1F – assume that the value in question is 7 and provide it in your testbench]



```
Start RTL Component Statistics
Detailed RTL Component Info :
+---Adders :
      2 Input
                       Adders := 3
              16 Bit
      2 Input 16 Bit
3 Input 16 Bit
                      Adders := 1
+---XORs :
      2 Input
              16 Bit
                        XORs := 1
+---Registers :
              16 Bit Registers := 32
+---Muxes :
    2 Input
              16 Bit
                        Muxes := 3
     2 Input 16 Bit Muxes := 3
2 Input 1 Bit Muxes := 66
______
Finished RTL Component Statistics
______
```