TASK 1

		And Gate		
		inputs	expected output	S-A output
x -S-A-	0	(x1,y1)	(z1)	(z0)
x -S-A-	1	(x0,y1)	(z0)	(z1)
y -S-A-	0	(x1,y1)	(z1)	(z0)
y -S-A-	1	(x1,y0)	(z0)	(z1)
z -S-A-	0	(x1,y1)	(z1)	(z0)
z -S-A-	1	(x0,y0),(x1,y0),(x0,y1)	(z0)	(z1)

And Gate truth table		
Х	у	Z
0	0	0
0	1	0
1	0	0
1	1	1

equivalent faults	dominant faults	collapsed fault set
x1,y1, z1	x0,y1,z0	x1,y1, z1
	x1, y0, z0	x0,y1,z0
		x1, y0, z0

Х	-S-A-	0
Х	-S-A-	1
У	-S-A-	0
у	-S-A-	1
Z	-S-A-	0
Z	-S-A-	1

			Or Gate		
_			inputs	expected output	S-A output
	x -S-A-	0	(x1,y0)	(z0)	(z0)
	x -S-A-	1	(x0,y0)	(z0)	(z1)
	y -S-A-	0	(x0,y1)	(z1)	(z0)
	y -S-A-	1	(x0,y0)	(z0)	(z1)
	z -S-A-	0	(x0,y1),(x1,y0),(x1,y1)	(z1)	(z0)
	z -S-A-	1	(x0,y0)	(z0)	(z1)

Or Gate truth table				
Х	у	Z		
0	0	0		
0	1	1		
1	0	1		

equivalent faults	dominant faults	collapsed fault set
x0,y0,z0	x1,y0,z0	x0,y0,z0
	x0,y1,z1	x1,y0,z0
		x0,y1,z1

х	-S-A-	0
Х	-S-A-	1
У	-S-A-	0
У	-S-A-	1
Z	-S-A-	0
Z	-S-A-	1

			Nor Gate		
			inputs	check output	S-A output
	-S-				
Х	A-	0	(x1,y0)	(z0)	(z1)
	-S-				
Х	A-	1	(x0,y0)	(z1)	(z0)
	-S-				
У	A-	0	(x0,y1)	(z0)	(z1)
	-S-				
У	A-	1	(x0,y0)	(z1)	(z0)
	-S-				
Z	A-	0	(x0,y0)	(z1)	(z0)
	-S-				
7	Α-	1	(x0 v1) (x1 v0) (x1 v1)	(70)	(71)


Nor Gate truth table		
Х	у	Z
0	0	1
0	1	0
1	0	0
1	1	0

equivalent faults	dominant faults	collapsed fault set
x0,y0,z1	x1,y0,z0 x0,y1,z0	x0,y0,z1 x1,y0,z0 x0,y1,z0


Х	-S-A-	0
Х	-S-A-	1
у	-S-A-	0
У	-S-A-	1
Z	-S-A-	0
Z	-S-A-	1

Α	-S-A-	0		
Α	-S-A-	1		
В	-S-A-	0	Equivalent to A-s-a 0	
В	-S-A-	1		
С	-S-A-	0		
С	-S-A-	1		
D	-S-A-	0	Equivalent to C s-a- 0	
D	-S-A-	1	•	
Е	-S-A-	0		
Е	-S-A-	1	Equivalent to H s-a- 1	
F	-S-A-	0		
F	-S-A-	1	Equivalent to I1 s-a- 1	
G	-S-A-	0	Equivalent to A-s-a 0	
G	-S-A-	1	Dominated by A s-a- 1	Dominated by B s-a- 1
Н	-S-A-	0	Equivalent to C s-a- 0	
Н	-S-A-	1	Dominated by C s-a- 1	Dominated by D s-a- 1
ı	-S-A-	0	Dominated by H s-a- 0	Dominated by E s-a- 0
ı	-S-A-	1	Equivalent to H s-a- 1	
lo	-S-A-	0		
lo	-S-A-	1	Equivalent to G s-a- 1	
11	-S-A-	0		
11	-S-A-	1		
J	-S-A-	0	Equivalent to G s-a- 1	
J	-S-A-	1	Dominated by G s-a- 0	Dominated by I0 s-a- 0
K	-S-A-	0	Dominated by I1 s-a 0	Dominated by F s-a 0
K	-S-A-	1	Equivalent to J s-a-1	Equivalent to I1 s-a- 1
L	-S-A-	0	Dominated by J s-a 0	Dominated by K s-a 0
L	-S-A-	1	Equivalent to J s-a-1	


Node A s-a-0	Α	В	С	D	E	F	G	Н	I	10	l1	J	K	L
STEP 1	D													
STEP 2	D	1					D							
STEP 3	D	1					D			0		!D		
STEP 4	D	1					D			0		!D	0	!D
STEP 5	D	1				0	D			0	0	!D	0	!D
STEP 6	D	1			0	0	D	0	0	0	0	!D	0	!D
STEP 7	D	1			0	0	D	0	0	0	0	!D	0	!D
STEP 8	D	1	0	Χ	0	0	D	0	0	0	0	!D	0	!D




Node A s-a-1	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1	!D													
STEP 2	!D	1					!D							
STEP 3	!D	1					!D			0		D		
STEP 4	!D	1					!D			0		D	0	D
STEP 5	!D	1				0	!D			0	0	D	0	D
STEP 6	!D	1			0	0	!D	0	0	0	0	D	0	D
STEP 7	!D	1	0	Χ	0	0	!D	0	0	0	0	О	0	D




Node B s-a-1	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1		!D												
STEP 2	1	!D					!D							
STEP 3	1	!D					!D			0		D		
STEP 4	1	!D					!D			0		О	0	D
STEP 5	1	!D				0	!D			0	0	D	0	D
STEP 6	1	!D			0	0	!D	0	0	0	0	D	0	D
STEP 7	1	!D	0	Χ	0	0	!D	0	0	0	0	D	0	D




Node C s-a-0	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1			D											
STEP 2			D	1				D						
STEP 3			D	1	0			D	D					
STEP 4			D	1	0			D	D	D	D			
STEP 5			D	1	0	0		D	D	D	D		D	
STEP 6			D	1	0	0		D	D	D	D	!D	D	D
STEP 7	1	1	D	1	0	0	1	D	D	Χ	D	0	D	D




Node C s-a-1	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1			!D											
STEP 2			!D	1				!D						
STEP 3			!D	1	0			!D	!D	<u>.</u>	!D			
STEP 4			!D	1	0	0		!D	!D	<u>.</u>	!D		!D	!D
STEP 5			!D	1	0	0	1	!D	!D	Χ	!D	0	!D	<u>.</u>
STEP 6	1	1	!D	1	0	0	1	!D	!D	Χ	!D	0	.D	Ū.




Node D s-a-1	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1				!D										
STEP 2			1	!D				!D						
STEP 3			1	!D	0			!D	<u>n</u>	<u>.</u>	!D			
STEP 4			1	!D	0	0		!D	<u>.</u>	<u>Р</u>	!D		<u>n</u>	!D
STEP 5			1	!D	0	0	1	!D	<u>.</u>	Χ	!D	0	<u>.</u> D	!D
STEP 6	1	1	1	Ū!	0	0	1	!D	!D	Χ	!D	0	!D	!D




Node E s-a-0	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1					D									
STEP 2					Д			0	D					
STEP 3			0	Χ	Δ			0	Δ					
STEP 4			0	Χ	Δ			0	Δ	D	D			
STEP 5			0	Χ	Δ	0		0	Δ	Δ	D		D	D
STEP 6			0	Χ	Δ	0	1	0	D	Χ	D	0	D	D
STEP 7	1	1	0	Χ	D	0	1	0	D	Χ	D	0	D	D




	_						_		_				_	
Node F s-a-0	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1						D								
STEP 2						D					0		D	
STEP 3						D					0	0	Δ	D
STEP 4						D	1			Χ	0	0	D	D
STEP 5					0	D	1	0	0	Χ	0	0	D	D
STEP 6			0	Χ	0	D	1	0	0	Χ	0	0	Δ	D
STEP 7	1	1	0	Χ	0	D	1	0	0	Χ	0	0	D	D




Node I ₀ s-a-0	Α	В	С	D	Е	F	G	Н	ı	10	11	J	K	L
STEP 1														
STEP 2														
STEP 3														
STEP 4														
STEP 5														
STEP 6														
STEP 7														_



Node I ₁ s-a-0	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1											D			
STEP 2						0					D		Δ	
STEP 3						0	Χ		1	1	D	0	Δ	D
STEP 4	Χ	Χ			1	0	Χ	Χ	1	1	D	0	D	D
STEP 5	Χ	Χ	Χ	Χ	1	0	Χ	Χ	1	1	D	0	D	D



Node I ₁ s-a-1	Α	В	С	D	Е	F	G	Н	I	10	11	J	K	L
STEP 1											!D			
STEP 2						0					!D		!D	
STEP 3						0					<u>n</u>	0	!D	!D
STEP 4						0	1			Х	<u>.</u>	0	!D	!D
STEP 5	1	1				0	1			Х	<u>n</u>	0	!D	!D
STEP 6	1	1	0	Χ	0	0	1	0	0	Х	<u>n</u>	0	!D	!D



Matching pairs														
Node A s-a-0	D	1	0	Χ	0	0	D	0	0	0	0	!D	0	!D
Node I ₁ s-a-1	1	1	0	Χ	0	0	1	0	0	х	!D	0	!D	!D
Node I ₁ s-a-0	Χ	Х	Х	Χ	1	0	Х	Х	1	1	D	0	D	D
Node E s-a-0	1	1	0	Χ	D	0	1	0	D	Х	D	0	D	D

Node A s-a-0	1	1	0	0	0	0	1	0	0	0	0	0	0	0
Node A s-a-1	0	1	0	0	0	0	0	0	0	0	0	1	0	1
Node B s-a-1	1	0	0	0	0	0	0	0	0	0	0	1	0	1
Node C s-a-0	1	1	1	1	0	0	1	1	1	0	1	0	1	1
Node C s-a-1	1	1	0	1	0	0	1	0	0	0	0	0	0	0
Node D s-a-1	1	1	1	0	0	0	1	0	0	0	0	0	0	0
Node E s-a-0	1	1	0	0	1	0	1	0	1	0	1	0	1	1
Node F s-a-0	1	1	0	0	0	1	1	0	0	0	0	0	1	1

Node A s-a-0					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node A s-a-1					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node B s-a-1					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node C s-a-0					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node C s-a-1					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node D s-a-1					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node E s-a-0					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Node F s-a-0					
Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I _O s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

TASK 2

3.2.1

```
memory_initialization_radix=2;
memory_initialization_vector=
1100000,
0100001,
1000001,
1111001,
1101000,
1110000,
1100101,
1100011;
```

3.2.2

Can you explain why the minimum depth of a Xilinx distributed RAM is 16?

Distributed ram is made up of Look Up Tables (LUT) their minimum size in 16 bits.

3.2.3

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity top level TB is
end top level TB;
-- Tests the combinational circuit element of the ciruit
-- when circuit is in normal mode. The input INPUTS values are
-- tested through the combinational circuit giving
-- the resulting output value L OUT. To set the circuit to normal mode
-- the B RST reset button must be active(1) for a min of 3 clk cycles
-- for the debouncer to take effect, the circuit will then be in
-- normal mode.
-- The circuit can be set to automated test mode Via the B TEST
--(test button) being active(1) for a min of 3 clk cycle. This will
-- test the inputs (MSB downto bit 1) to the expected output LSB of the
-- values within the RAM file. Each of the inputs is inserted into the
--combinational logic and the result compared to the expected output
value
-- for that addresses data.
-- For the automated mode 4 different faults can be inserted into the
circuit
-- via B F 1:0,
-- 00 = no fault inserted
-- 01 = Signal E stuck-at-1 fault inserted
-- 10 = Signal H stuck-at-0 fault inserted
-- 11 = Signal F stuck-at-0 fault inserted
-- each of these faults is tested against each value in the ram
addresses then
-- the next fault is inserted and tested agains the ram contents then
the next etc.
-- If/when the circuit detects the error from the inputs the circuit
stalls
-- and the output L ERR is active(1) as error has been detected, the
output L ID
-- will be stuck at the value of the ram address that the test inputs
originate from
-- the output value of each test from the inputs is still able to be
read from L OUT
-- The only way to reset the circuit is making the B RST active(1) min
3clk cycles.
-- this resets the circuit allowing for the circuit to be set to the
next testing
-- sequence/setup.
-- order of testing:
-- test inputs and output values NO AUTOMATION
-- test values from RAM with no fault injected Test Button Pressed
-- reset system
-- test values from RAM with E s-a-1 fault injected Test Button Pressed
-- reset system
-- test values from RAM with H s-a-0 fault injected Test Button Pressed
-- reset system
-- test values from RAM with F s-a-0 fault injected Test Button Pressed
-- reset system
architecture Behavioral of top level TB is
-- Constants
constant clk period : time := 10ns;
constant wait period : time := 100ns;
```

```
--input signals
signal GCLK : STD LOGIC;
signal B RST : STD LOGIC;
signal B TEST : STD LOGIC;
signal INPUTS : STD LOGIC VECTOR (5 downto 0);
           : STD LOGIC VECTOR (1 downto 0);
signal B F
--output signals
signal L OUT : STD LOGIC;
signal L ERR : STD LOGIC;
signal L ID : STD LOGIC VECTOR (3 downto 0);
begin
UUT: entity work.top level
    PORT MAP (GCLK
                     => GCLK ,
             B RST => B RST,
             B TEST => B TEST,
             INPUTS => INPUTS,
             B F => B F,
             L OUT => L OUT,
             L ERR => L ERR,
             L ID => L ID);
-- Clock process
clk_process :process
begin
GCLK <= '0';
wait for clk period/2;
GCLK <= '1';
wait for clk period/2;
end process;
--testing process
TEST INPUTS : process
begin
-- wait 100 ns for global reset to finish set by Xilinx
wait for wait period;
-- waits until falling edge of clock cycle
wait until falling edge(GCLK);
-- clear registers in B RST debouncer
-- clear registers in B TEST debouncer
B RST <= '1';
B TEST <= '1';
wait for clk period*4;
B RST <= '0';
B TEST <= '0';
wait for clk_period;
-- give INPUTS start value
INPUTS <= "000000";
```

```
- resets entire system
B RST <= '1';
wait for clk period*4;
-- stops reseting system
B RST <= '0';
wait for clk period;
--start testing
--test input values to output results
INPUTS <= "110000";
wait for clk period;
INPUTS <= "010000";
wait for clk period;
INPUTS <= "100000";
wait for clk period;
INPUTS <= "111100";
wait for clk period;
INPUTS <= "110100";
wait for clk period;
INPUTS <= "111000";
wait for clk period;
INPUTS <= "110010";
wait for clk period;
INPUTS <= "110001";
wait for clk period*3;
--reset system
B RST <= '1';
wait for clk period*3;
-- stops reseting system
B RST <= '0';
wait for clk period;
INPUTS <= "000000";
--testing RAM IN/OUTPUTS
--Fault inserted: no fault
B F <= "00";
--input test values 1
--INPUTS <= "110000";
-- start testing
B TEST <= '1';
wait for clk period*3;
B TEST <= '0';
wait for clk period*5;
--reset system
B RST <= '1';
wait for clk period*3;
-- stops reseting system
B RST <= '0';
wait for clk period;
```

```
--testing RAM IN/OUTPUTS
--Fault inserted: E s-a-1
B F <= "01";
--input test values 1
--INPUTS <= "110000";
-- start testing
B TEST <= '1';
wait for clk period*3;
B TEST <= '0';
wait for clk period*5;
--reset system
B RST <= '1';
wait for clk period*3;
-- stops reseting system
B RST <= '0';
wait for clk period*5;
--testing RAM IN/OUTPUTS
--Fault inserted: H s-a-0
B F <= "10";
--input test values 1
--INPUTS <= "110000";
-- start testing
B TEST <= '1';
wait for clk period*3;
B TEST <= '0';
wait for clk period*5;
--reset system
B RST <= '1';
wait for clk period*3;
-- stops reseting system
B RST <= '0';
wait for clk period*5;
--testing RAM IN/OUTPUTS
--Fault inserted: F s-a-0
B F <= "11";
--input test values 1
--INPUTS <= "110000";
-- start testing
B TEST <= '1';
wait for clk period*3;
B TEST <= '0';
wait for clk period*5;
--reset system
B RST <= '1';
wait for clk period*3;
-- stops reseting system
B RST <= '0';
wait for clk period*5;
wait; --waits forever
end process;
```

3.2.4




Figure 1 circuit initialisation, reset and debouncer registers given known values




Figure 2 Operation of a Fault Free Circuit




Figure 3 Test cycle no fault injected into system




Figure 4 Test cycle E s-a-1 fault injected into system




Figure 5 Test cycle H s-a-0 fault injected into system




Figure 6 Test cycle F s-a-0 fault injected into system

Task 3

3.3.1

Duty Cycle:

$$Duty\ cycle\ = \frac{Time\ High}{Period} \times 100$$

It is the ratio/percentage of the signal being on to off within the clock period

Phase shift:

Phase shift occurs when there is a time delay between two signals that have identical frequency or period. The phase shift how far one of the signals is shifted horizontally along the X (time) axis compared to the other this value can be negative or positive and is normally measured in degrees or radians.




Figure 7 Duty Cycle Example (SparkFun Electronics, 2020)









Figure 8 Phase Shift image (EETech Media,LLC, 2020)



















```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- Top level entity for the BIST system. The circuit implements a
-- combinational UUT with 5 input and 1 output STD LOGIC signals.
-- The unit includes fault injection logic for three stuck-at faults.
-- Until the B TST button is pressed, the UUT operates normally on
-- the inputs set by the user using board switches.
-- When the use presses the B TST button, the circuit de-gates the
-- switch inputs and performs a self-test by sending a set of test
-- patterns to the UUT (one per clock cycle) and comparing the output
-- of the UUT to the known-good response.
-- If no fault is detected, the unit exits test mode and resumes
-- normal operation.
-- If a fault is detected, the circuit freezes, sets the L ERR output
-- to '1' and outputs the address of the test pattern that detected
-- the fault on the L ID lines.
-- Note: to prevent collisions, the selected fault is "locked" during
-- the test process.
-- #UPDATE for assignment 17-02-2020#
-- input clock reduced from 100MHz down to 10MHz
-- UUT still uses 100MHz clk
-- debouncers, BIST and SET FLT register uses 10MHzclk
-- logic analyser
-- analyses the signals below within the physical circuit
--within the physical chip
-- B TEST DB - start test button also the trigger signal
-- VECTOR - input test values
            - output of uni under test
-- UUT OUT
-- B F SET - fault to be injected selection
-- L ERR INT - internal error detected
             - ID within ram of input values
-- L ID INT
-- MODE INT - current mode normal or testing state
-- #END OF UPDATE#
entity top level is
Port ( GCLK : in STD LOGIC; -- 100MHz global clock
       -- Active-high global reset (BTNL button)
       B RST : in STD LOGIC;
       -- User inputs to the UUT (switches 5:0)
       INPUTS : in STD_LOGIC_VECTOR (5 downto 0);
       -- Active-high input that starts BIST (BTNC button)
       B TEST : in STD LOGIC;
       -- Select fault to be injected (switches 7:6)
          00 = no fault
           01 = E s-a-1
          10 = H s-a-0
          11 = F s-a-0
       B F : in STD LOGIC VECTOR (1 downto 0);
       L_OUT : out STD_LOGIC; -- Output of the UUT (LED0)
       -- Signal goes high when the BIST detects an error (LED2)
      L ERR : out STD LOGIC;
       -- Outputs ID of the error, i.e. the address of the test
       -- pattern that has detected the error (LED7:4)
       L ID : out STD LOGIC VECTOR (3 downto 0));
end top level;
```

```
architecture Behavioral of top level is
    -- Test patterns generated by the BIST unit
      signal TEST : STD LOGIC VECTOR (5 downto 0);
      -- Inputs to the UUT: user inputs during normal operation
      -- or test patterns during test
      signal VECTOR : STD LOGIC VECTOR (5 downto 0);
      -- Fault selection (locked during test)
      signal B F SET : STD LOGIC VECTOR (1 downto 0);
      -- Flag for the operating mode of the circuit:
          '0' during normal operation
          '1' during test
      signal MODE: STD LOGIC;
      -- Debounced control inputs
      signal B RST DB, B TEST DB: STD LOGIC;
      -- Output of the UUT
      signal UUT OUT: STD_LOGIC;
    -- 10MHz clock
    signal CLK 10MHz: STD LOGIC;
    --start #logic analyser ouput internal signals#
    -- internal error detected signal
    signal L ERR INT : STD LOGIC VECTOR(0 DOWNTO 0);
    -- internal address in ram of error detected
    signal L ID INT : STD LOGIC VECTOR(3 DOWNTO 0);
    -- internal mode of circuit signal
    signal MODE_INT : STD_LOGIC_VECTOR(0 DOWNTO 0);
    --END #logic analyser ouput internal signals#
    --tell the tools not to touch those signals that we want to observe
    -- (normally, they would be removed or transformed during the
synthesis process).
    attribute keep : string;
    attribute keep of B TEST DB : signal is "true";
    attribute keep of VECTOR : signal is "true";
    attribute keep of UUT OUT : signal is "true";
    attribute keep of B F SET : signal is "true";
    attribute keep of L_ERR_INT : signal is "true";
    attribute keep of L ID INT : signal is "true";
    attribute keep of MODE : signal is "true";
begin
-- Debouncers for the reset and test buttons.
Inst Debouncer RST: entity work.Debouncer PORT MAP(
 CLK => CLK 10MHz,
  Sig => B RST,
 Deb Sig => B RST DB
Inst Debouncer TEST: entity work. Debouncer PORT MAP (
 CLK => CLK 10MHz,
  Sig => B TEST,
 Deb Sig => B TEST DB
);
```

```
-- This register "locks" the fault selected by the B F switches when
-- the B TEST button is pressed and does not allow any changes until
-- the test is complete.
-- Note that if the BIST detects a fault, this will lock "mode" to '1'
-- and the register will only be cleared by the global reset.
SET FLT: process (CLK 10MHz) is
begin
  if rising edge (CLK 10MHz) then
    if B RST DB = '1' then
      B F SET <= (others => '0');
    elsif B TEST DB = '1' and MODE = '0' then
     B F SET \leftarrow B F;
    end if;
  end if;
end process SET FLT;
-- Circuit that contains the UUT, including fault injection logic.
Inst UUT: entity work.UUT PORT MAP(
 FLT => B F SET,
  INPUTS => VECTOR,
 OUTPUT => UUT OUT
);
-- This entity implements the BIST subsystem.
Inst BIST: entity work.BIST Ctrl PORT MAP(
 CLK \Rightarrow CLK 10MHz
 B RST => B RST DB,
 B TEST => B TEST DB,
 UUT OUT => UUT OUT,
 TEST => TEST,
 MODE \Rightarrow MODE INT(^{\circ}),
 L ERR \Rightarrow L ERR INT(0),
 L ID => L ID INT
);
-- Mux used to de-gate the inputs when the circuit is in test mode.
-- User inputs will be replaced by the test patterns output by the
-- BIST unit.
VECTOR <= TEST WHEN MODE = '1' ELSE INPUTS;
-- Maps the output of the UUT to one of the LEDs.
L OUT <= UUT OUT;
-- clock manger reduces 100MHz clk signal downto 10MHz
-- 10 MHz signal used on debouncers, SET FLT register
-- and the BIST subsystem as clock signal
dcm_mgr : entity work.clock manager
port map
-- clock in ports
CLK IN1 => GCLK,
-- clock ports
-- CLK OUT1 =>
CLK OUT2 \Rightarrow CLK 10MHz);
```

```
-- Logic analyster
-- used to observe signals changeing on board when the
-- hardware has bit stream implmented upon it.
-- setup to use B TEST as trigger button
-- signal levels are analysed in the physical circuit
-- once the logic analyser is triggered
ILA: ENTITY work.ila 0
PORT MAP (
clk => gclk,
probe0(0) \Rightarrow B TEST DB,
probe1 => VECTOR,
probe2(0) => UUT OUT,
probe3 => B F SET,
probe4(0) \Rightarrow L ERR INT(0),
probe5 => L ID INT,
probe6(0) \Rightarrow MODE INT(0));
 -- Internal signal connections to outputs
 L ERR <= L ERR INT(0);
 L ID <= L ID INT;
 MODE <= MODE INT (0);
end Behavioral;
```






INT SIGNALS

MODE

1



What do you think would have changed if we had used the 10MHz clock to clock the logic analyser instead of the 100MHz clock? Would you still expect to be able to observe the internal data signals, which also switch at 10MHz? Explain your reasoning and feel free to experiment.

[Labtools 27-3412] Mismatch between the design programmed into the device 'xc7z020' (JTAG device index = '1' and the probes file(s) 'M:/Digital_Engineering/DE_Lab4/DE_La

You cannot use the logic analyser if the 10MHz clk signal is connected to it instead of 100MHz clk signal. I originally thought you would have not been able to due to a sampling issue but according to the error report it is because "the JTAG clock frequency needs to be 2.5X slower than the clock connected to the debug hub". I take this to mean that if the reduced clk signal needs to be 40% or lower speed of the clock connected to the debug hub.

Theoretically there should be no issue with running the logic analyser at 10MHz instead of the 100MHz as both have the same clock edge signal so there is no chance of a signal being missed normally Nyquist theorem should be taken into account and the sample clk signal should be at least double the frequency of the signal being sampled.

References

EETech Media,LLC. (2020, February 17th). *All About Circuits*. Retrieved from AC phase: https://www.allaboutcircuits.com/textbook/alternating-current/chpt-1/ac-phase/

SparkFun Electronics . (2020, February 17th). *Sparkfun Start Something*. Retrieved from Pulse Width modulation: https://learn.sparkfun.com/tutorials/pulse-width-modulation/duty-cycle