Final project: Part V Memory subsystem and full integration

The machine language equivalent of the test program.

```
instruction number, Binary instruction, assembly Operation, Operations with values
  => "0000000000000000000000000000000", -- nop
                                                              , loadi r15, h01F0
  => "1000010111110000000111111000000000", -- loadi rt, imm
1
                                                              , br r15,=0,-1
2
  => "11000100000011111111111111110000000", -- brc ra, cond, off
  => "001010111111000000000000000011111", -- addi rt, ra, imm
                                                             , addi r31, r0, h001F
  => "00100100001000000000000000000", -- add rt, ra, rb
                                                             , add r1, r0, r0
4
                                                             , inc r1, r1
  => "001011000010000100000000000000", -- inc rt, ra
  => "11000100000111110000001010000011", -- brc ra, cond, off
                                                             , br r31, <0, +5 (L2)
6
  => "1010100000011111100000000000001", -- storr rb, ra
                                                             , storr r1, r31
7
                                                             , inc r1, r1
  => "00101100001000010000000000000", -- inc rt, ra
  => "00001111111111111100000000000000", -- dec rt, ra
                                                             , dec r31, r31
                                                             , jmp -4 (L1)
10 => "110000000000000011111111000000000", -- jmp off
11 => "1000010001000000000000000000", -- loadi rt, imm
                                                            , loadi r2, h0010
12 => "01010111111000000000000000000000", -- ori rt, ra, imm
                                                             , ori r30, r0, h0004
                                                             , loadr r3, r30
13 => "10001000011111110000000000000000", -- loadr rt, ra
14 => "10010000100111100000000011000000", -- loado rt, ra, off
                                                           , loado r4, r30, 3
15 => "010110111010000001111111111111111", -- xori rt, ra, imm
                                                            , xori r29, r0, hFFFF
16 => "10000000111000000000000000000", -- move rt, ra
                                                            , move r7, r0
17 => "010100001011110100000000000000", -- andi rt, ra, imm
                                                            , andi r5, r29, h0010
18 => "010100001100010000000000000001", -- andi rt, ra, imm
                                                            , andi r6, r4, h0001
19 => "11000100000001100000000100000000", -- brc ra, cond, off
                                                            , br r6, =0, +2 (L4)
                                                             , add r7, r3, r7
20 => "0010010011100011000000000000111", -- add rt, ra, rb
21 => "011001001000010000000000000000", -- shr rt, ra, n
                                                             , shr r4, r4,
                                                             , shl r3, r3,
22 => "011000000110001100000000000000", -- shl rt, ra, n
                                                             , dec r5, r5
23 => "00001100101001010000000000000", -- dec rt, ra
                                                            , br r5, ?0, -6 (L3)
24 => "1100010000000101111111110100000001", -- brc ra, cond, off
                                                             , stori r7, 0
25 => "101001000000000000000000000111", -- stori rb, imm
26 => "01101000111001110000000100100000", -- rol rt, ra, n
                                                             , rol r7, r7, 9
27 => "01101100111001110000000001100000", -- ror rt, ra, n
                                                             , ror r7, r7, 3
28 => "010000010000011100000000000000", -- not rt, ra
                                                             , not r8, r7
29 => "0100110100011101000000000000000", -- xor rt, ra, rb
                                                             , xor r8, r29, r8
30 => "0000010100101000000000000000111", -- sub rt, ra, rb
                                                            , sub r9, r8, r7
                                                            , subi r10, r9, h0001
31 => "0000100101001001000000000000001", -- subi rt, ra, imm
32 => "110001000000101000000100100000100", -- brc ra, cond, off
                                                            , br r10, >0, +9 (Lx)
33 => "11000100000010100000010000000110", -- brc ra, cond, off
                                                            , br r10, ?0, +8 (Lx)
, addi r11, r10, h0002
35 => "11000100000010110000001100000101", -- brc ra, cond, off
                                                            , br r11, ?0, +6 (Lx)
36 => "01001001100001110000000000001011", -- or rt, ra, rb
                                                             , or r12, r7, r11
, storo r12, r0, 1
38 => "0100010110001010000000000001011", -- and rt, ra, rb
                                                             , and r12, r12, r11
39 => "1100010000001100000000110000010", -- brc ra, cond, off
                                                             , br r12, =1, +3 (Lok)
40 => "11000000000000000000000000000", -- jmp off
                                                              , jmp + 0
41 => "11000000000000000000000000000", -- jmp off
                                                             , jmp +0
42 => "101001000000000000011111100000111", -- stori rb, imm
                                                             , stori r7,h01F8
43 => "11000000000000000000000000000", -- jmp off
                                                              , jmp + 0
```

The commented VHDL code for the memory subsystem.

Top Entity:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
-- Top Entity for synchronous general purpose processor.
-- The top entity implements tested entitys to make up the system:
-- control unit for instruction register, sequencer and decode logic
-- proccessing unit name:data path, ALU and bank of 32 registers within
-- Memory Management unit (MMU)
-- Dual Port Memory 128x32 32 bit-word addressable
-- output reg 16 bits top 8MSBs output to LEDs on board
-- for more infomration regarding each entity see the corresponding file.
-- The system processes through the instructions as per the design supplied
-- The system should finish with the values:
--If the program has run correctly, execution should finish at
--instruction 43 and never move from there. Register and
--memory contents should be the following (decimal):
--r1 = 33; r2 = 16; r3 = r4 = r5 = r6 = r9 = 0;
--r7 = r8 = 44800; r10 = -1 (65535); r11 = r12 = 1;
--DMEM(0) = 700; DMEM(1) = 44801
-- The LEDs should display decimal 44800.
entity Mem Subsys Full Interg is
 GENERIC ( data size : natural := 16;
    reg_size : natural := 32);
Port ( PB_Start : in STD_LOGIC;
           clk
                    : in STD_LOGIC;
           PB Rst
                    : in STD LOGIC;
           LEDs
                    : out STD_LOGIC_VECTOR (7 downto 0));
end Mem Subsys Full Interg;
architecture Behavioral of Mem Subsys Full Interg is
-- internal RAM Instruction to Control unit
signal RAM Inst to CTRL Unit int : STD LOGIC VECTOR(31 downto 0);
--signals to and from MMU
--data from ram to MMU internal signal
signal int Data Ram In : STD LOGIC VECTOR (31 downto 0);
--Instruction address from MMU to RAM internal signal
signal int Inst Add Ram : STD LOGIC VECTOR (6 downto 0);
-- data from RAM to MMU internal signal
signal int Data Ram Out : STD LOGIC VECTOR (31 downto 0);
-- data address internal signal
signal int Data Add : STD LOGIC VECTOR (6 downto 0);
-- data from MMU to output reg internal signal
signal int Output Req : STD LOGIC VECTOR (15 downto 0);
-- write enable from MMU to RAM internal signal
signal int Write En Ram : STD LOGIC;
-- write enable from MMU to Output register internal signal
signal int Write En Out Reg : STD LOGIC;
```

```
--signals from control logic to Datapath
-- Register A to Datapath internal signal
signal int RA to Datapath : STD LOGIC VECTOR(4 downto 0);
-- Register B to Datapath internal signal
signal int_RB_to_Datapath : STD_LOGIC_VECTOR(4 downto 0);
-- Write Address to Datapath internal signal
signal int WA to Datapath : STD LOGIC VECTOR(4 downto 0);
-- Memory address to Datapath internal signal
signal int MEM ADDR to Datapath
                                  : STD LOGIC VECTOR (data size - 1 downto
0); --16 bit immidate value
-- Immediate value to Datapath internal signal
signal int IMM VALUE to Datapath : STD LOGIC VECTOR(data size - 1 downto
0); --16 bit immidate value
-- Address offset to Datapath internal signal
signal int ADDR OFFSET to Datapath : STD LOGIC VECTOR(9 downto 0);
-- Program offset to Datapath internal signal
signal int PC OFFSET to Datapath : STD LOGIC VECTOR(8 downto 0);
-- Shift value to Datapath internal signal
signal int SHIFTER to Datapath
                                  : STD LOGIC VECTOR (3 downto 0);
-- branch CONDition to Datapath internal signal
signal int COND to Datapath : STD LOGIC VECTOR(2 downto 0);
-- Output enable to Datapath internal signal
signal int OEN to Datapath : STD LOGIC;
-- Multiplexer control selector Signal to Datapath internal signal
                           : STD LOGIC VECTOR(2 downto 0);
signal int S to Datapath
-- Arithmatatic Logic Unit control Signal to Datapath internal signal
signal int ALU to Datapath : STD LOGIC VECTOR(3 downto 0);
-- Write enable to Datapath internal signal
signal int WEN to Datapath : STD LOGIC;
-- Memory instruction address to datapath internal signal
signal int MIA to Datapath : STD LOGIC VECTOR(7 downto 0);
-- RAM data to datapath internal signal
signal int RAM DATA to Datapath
                                      : STD LOGIC VECTOR ((data size - 1)
downto 0);
--RAM DATA to data path internal signal
signal int MEM DATA WRITE to Datapath : STD LOGIC VECTOR ((data size - 1)
downto ();
-- RAM DATA ADDRESS internal signal
signal int MEM DATA ADD to Datapath
                                      : STD LOGIC VECTOR ((data size - 1)
downto ();
-- flags from ALU to the control unit internal signal
signal int FLAGS ALU to Datapath
                                      : STD LOGIC VECTOR (7 downto 0);
 -- LEDs value output internal signal
signal int LEDs : STD LOGIC VECTOR(data size-1 downto 0);
begin
-- output LEDS connected to top 8 MSBs
LEDs <= int LEDs(15 downto 8);
```

```
Control Logic: entity work.control logic
PORT MAP
          (--Inputs
                          => clk,
           clk
                          => PB Rst,
           rst
           FLAGS ALU
                          => int FLAGS ALU to Datapath,
                          => RAM Inst_to_CTRL_Unit_int,
           INSTRUCTION
            --Outputs
                          => int MIA to Datapath,
           MIA
           RΑ
                          => int RA to Datapath,
           RR
                          => int RB to Datapath,
           WA
                          => int WA to Datapath,
                          => int MEM ADDR to Datapath,
           MEM ADDR
                         => int IMM VALUE to Datapath,
           IMM VALUE
           ADDR OFFSET => int ADDR OFFSET to Datapath,
           PC OFFSET
                          => int PC OFFSET to Datapath,
           SHIFTER
                          => int SHIFTER to Datapath,
           COND
                          => int COND to Datapath,
           OEN
                          => int OEN to Datapath,
                          => int S to Datapath,
           SEL
           ALU
                          => int ALU to Datapath,
                          => int WEN to Datapath);
DATAPATH: entity work.Param Datapath
GENERIC MAP ( data size => data size,
             reg size => reg size)
PORT MAP (
        REG A
                       => int RA to Datapath,
                       => int RB to Datapath,
         REG B
                       => int WEN_to_Datapath,
         WRITE EN
                        => clk,
         CLK
                        => PB Rst,
        RST
         WRITE REG ADDR => int WA to Datapath,
                  => int IMM VALUE to Datapath,
         TMMED
                       => int MEM ADDR to Datapath,
        MEM ADD
                     => int_S_to_Datapath,
         Sel
                       => int ALU_to_Datapath,
         ALU
                       => int SHIFTER to Datapath,
         SHIFT
         RAM DATA
                       => int RAM DATA to Datapath,
                       => int_OEN_to_Datapath,
        OEN
                       => int_FLAGS_ALU_to_Datapath,
        MEM DATA WRITE => int MEM DATA WRITE to Datapath,
        MEM DATA ADD => int MEM DATA ADD to Datapath
Output reg: entity work.reg bits
Generic map ( data size => data size)
PORT MAP
         ( --inputs
                      => clk,
             clk
             rst
                      => PB rst,
             en
                      => int Write En Out Reg,
            DATA IN
                     => int Output Reg,
             -- outputs
            DATA OUT => int LEDs);
```

```
Dual Port RAM: entity work.Dual_Port_Mem
PORT MAP ( -- inputs
                              => clk,
             clk
             Inst_Add => int_Inst_Add_Ram,
Data_Add => int_Data_Add,
             Write_Data_En=> int_Write_En_Ram,
             Data In => int Data Ram Out,
             -- outputs
             Data_Out => int_Data_Ram_In,
             Inst Out
                            => RAM Inst to CTRL Unit int);
Memory Management Unit: entity work. Mem Manag Unit
Port map (
             --inputs
             Start PB
                                  => PB Start,
             Output_En_In => int_OEN_to_Datapath,
Inst_Add_In => int_MIA_to_Datapath,
            Data_Proc_In => int_MEM_DATA_WRITE_to_Datapath,
Data_Add_In => int_MEM_DATA_ADD_to_Datapath,
Data_Ram_In => int_Data_Ram_In
             --outputs
            Inst_Add_Ram => int_Inst_Add_Ram,
Data_Ram_Out => int_Data_Ram_Out,
             Data_Proc_Out => int_RAM_DATA_to_Datapath,
Data_Add => int_Data_Add,
Output_Reg => int_Output_Reg,
Write_En_Ram => int_Write_En_Ram,
             Write En Out Reg => int Write En Out Reg);
end Behavioral;
```

Control Logic in previous

Program counter in previous

Instruction register in previous

Datapath second level entity

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
-- Architecture B Parameterizable Single Cycle Data Path
-- Synchronous read Register Bank connected to an Asynchronous
-- Data Path.
-- The Data path contains 3 multiplexers, a sinlge ALU and
-- a simulated ram Address output.
-- Multiplexer 1 controls the Input B of the ALU it either inputs
-- the immediate value or the value from Read B input from the register selected.
-- Multiplexer 2 controls what value is output to the RAM smulated address,
--it is either the output of the ALU or the input memory address.
--Multiplexer 3 controls the data that is input to the register bank input,
--either the output of the ALU is input or the value that is contained within
--address of the simulated RAM.
-- the simulated ram output is made up of a value to write to the ram
-- controlled by a tristate buffer an input for ram value to simulate the
-- value at that address and an output for the Address.
-- The ALU performs +1, -1, A+B, A-B, And, Or, Xor, Not operations,
--shift left & right, rotate left & right and the flags from
--the results are below
-- note only one of the bove ALU operations is able to be performed per clk cycle
-- Flags(0): OUT = 0
-- Flags(1): OUT ? 0
-- Flags(2): OUT = 1
-- Flags(3): OUT < 0
-- Flags(4): OUT > 0
-- Flags(5): OUT ? 0
-- Flags(6): OUT ? 0
-- Flags(7): Overflow
-- Sel mux selector - 3 bit
-- Sel(100) = Sel(MUX1 0 0);
-- Sel(010) = Sel(0 MUX2 0);
-- Sel(001) = Sel(0 0 MUX3);
entity Param Datapath is
GENERIC ( data size : natural := 16;
          reg size : natural := 32);
                         : in STD_LOGIC_VECTOR ((log2(reg_size))-1 downto 0);
: in STD_LOGIC_VECTOR ((log2(reg_size))-1 downto 0);
: in STD_LOGIC;
    Port ( REG_A
           WRITE EN
        -- ENABLES REGISTERS TO BE WRITTEN TO WHEN VALUE 1
           CLK
                           : in STD_LOGIC;
           RST
                            : in STD_LOGIC;
           WRITE REG ADDR : in STD_LOGIC_VECTOR ((log2(reg_size)) - 1 downto 0);
        -- REGISTER NUMBER TO BE WRITTEN TO
                           : in STD_LOGIC_VECTOR ((data_size- 1) downto 0);
           IMMED
           MEM ADD
                            : in STD LOGIC VECTOR ((data size- 1) downto 0);
        -- MEMORY OF SIMULATED RAM TO BE CHOSEN
        Sel : in STD_LOGIC_VECTOR (2 downto 0);
-- BIT 0 CONTROLS mux 3, -- BIT 1 CONTROLS mux 2, -- BIT 2 CONTROLS mux 1
                           : in STD LOGIC_VECTOR (3 downto 0);
           ALU
                           : in STD LOGIC VECTOR ((log2(data_size)) - 1 downto 0);
        -- number of shifts/rotations the ALU should infer on the data
           RAM DATA
                     : in STD LOGIC VECTOR ((data size - 1) downto 0);
        -- data from address of the RAM simulation
           OEN
                           : in STD LOGIC;
        -- output enable to write to Ram simulation values.
                           : out STD LOGIC VECTOR (7 downto 0);
           MEM_DATA_WRITE : out STD_LOGIC_VECTOR ((data_size - 1) downto 0);
         --data to be written to the RAM simulation
           MEM DATA ADD : out STD LOGIC VECTOR ((data size - 1) downto 0));
        -- address of the RAM simulation to be read or written to
end Param Datapath;
```

```
architecture Behavioral of Param Datapath is
signal REG A DATA INT
                                    : STD LOGIC VECTOR((data size-1) downto 0);
signal REG B DATA INT : STD LOGIC VECTOR ((data size-1) downto 0);
signal ALU SHIFT OUT INT : STD LOGIC VECTOR ((data size-1) downto 0);
signal MUX 1 OUT INT : STD LOGIC VECTOR ((data size-1) downto 0);
signal MUX 2 OUT INT : STD LOGIC VECTOR ((data size-1) downto 0);
signal MUX 3 OUT INT : STD LOGIC VECTOR ((data size-1) downto 0);
signal Flage INT : STD LOGIC VECTOR ((data size-1) downto 0);
                                   : STD LOGIC VECTOR (7 downto 0);
signal Flags INT
begin
Reg Bank: entity work.reg bank
               Generic map ( data size => data size,
                                reg size => reg size)
                  port map ( -- inputs
                                CLK
                                              => clk ,
                                             => RST,
                                rst
                                Write en => WRITE EN,
                                Write addr => WRITE REG ADDR,
                                Reg A \Longrightarrow REG A,
                                Reg B
                                             => REG B,
                                DATA IN => MUX 3 OUT INT,
                                -- outputs
                                DATA_OUT_1 => REG_A_DATA_INT,
DATA_OUT_2 => REG_B_DATA_INT);
ALU Parameterizable: entity work.Parameterizable ALU
               Generic map( data size => data size)
                   Port map (-- inputs
                                          => REG A DATA INT,
                                Α
                                          => MUX 1 OUT INT,
                                          => SHIFT,
                                Χ
                                OpCode => ALU,
                                -- outputs
                                ALU_Out => ALU SHIFT OUT INT,
                                Flags => Flags INT);
  --MULTIPLEXER 1
 MUX 1 OUT INT <= IMMED when Sel(2) = '1' else--
                        REG_B_DATA_INT when Sel(2) = '0' else --
                        (others => 'U');
  --MULTIPLEXER 2
 MUX 2 OUT INT <= MEM ADD when Sel(1) = '1' else--
                         ALU SHIFT OUT INT when Sel(1) = '0' else--
                         (others => 'U');
   --MULTIPLEXER 3
 MUX 3 OUT INT <= RAM DATA when Sel(0) = '1' else--
                        ALU SHIFT OUT INT when Sel(0) = '0' else--
                         (others => 'U');
 MEM DATA WRITE <= REG B DATA INT;
 MEM DATA ADD <= MUX 2 OUT INT;
 Flags <= Flags INT;</pre>
end Behavioral;
```

Reg bank inside of datapath already exists

ALU_parameterizable inside of datapath exists in previous

Output reg third level entity

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- Parametrizable D type Flip flop with enable
-- recevies generic data size
entity reg bits is
    GENERIC( data size : natural := 16);
    Port (
           -- Inputs
           clk : in STD LOGIC;
           rst : in STD_LOGIC;
           en : in STD_LOGIC;
           -- Outputs
           DATA IN : in STD LOGIC VECTOR (data size -1 downto 0);
           DATA OUT : out STD LOGIC VECTOR (data size -1 downto 0));
end reg bits;
architecture Behavioral of reg bits is
begin
process(clk)
  begin
     if(rising_edge(clk)) then
         if(rst = '1') then
             DATA OUT <= (others => '0');
         elsif(en = '1') then
             DATA OUT <= DATA IN;
         End if;
     End if;
   end process;
end Behavioral;
```

Dual port Ram third level entity

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- This Dual Port Memory is a 128 address 0-127, 32 bit data ram.
-- The 1st 64 addresses (0-63) contain instructions and the final
-- 64-127 will be data.
-- The dual reads are Asynchronous
-- The single writes are synchronous
-- NO RESET avaliable
-- read commands output a 32 bit word for both instructions and data
-- input data is always a 32 bit word
-- all addresses input to the memory are 7 bits
entity Dual Port Mem is
        Port (
                      clk : in STD_LOGIC;
Inst_Add : in STD_LOGIC_VECTOR (6 downto 0);
Data_Add : in STD_LOGIC_VECTOR (6 downto 0);
                      Write Data En : in STD LOGIC;
                      Data_In : in STD_LOGIC_VECTOR (31 downto 0);
Data_Out : out STD_LOGIC_VECTOR (31 downto 0);
Inst_Out : out STD_LOGIC_VECTOR (31 downto 0));
end Dual Port Mem;
architecture Behavioral of Dual Port Mem is
type ram type is array (0 to 127) of std logic vector (31 downto 0);
signal my_ram: ram_type := (
-- instruction memory
0 => "00000000000000000000000000000", -- nop
1 => "1000010111110000000111111000000000", -- loadi rt, imm
                                                                                                                                      , loadi r15, h01F0
2 => "110001000000111111111111110000000", -- brc ra, cond, off

3 => "0010101111100000000000000011111", -- addi rt, ra, imm
                                                                                                                                      , br r15,=0,-1
                                                                                                                                      , addi r31, r0,
h001F
                                                                                                                                    , add r1, r0, r0
     => "00100100001000000000000000000", -- add rt, ra, rb
     => "001011000010000100000000000000", -- inc rt, ra
                                                                                                                                      , inc r1, r1
6 => "11000100000111110000001010000011", -- brc ra, cond, off
                                                                                                                                       , br r31, <0, +5
     => "1010100000011111000000000000001", -- storr rb, ra
                                                                                                                                     , storr r1, r31
                                                                                                                                     , inc r1, r1
     => "00101100001000010000000000000", -- inc rt, ra
     => "0000111111111111100000000000000", -- dec rt, ra
                                                                                                                                      , dec r31, r31
10 => "110000000000000011111111000000000", -- jmp off
                                                                                                                                      , jmp - 4 (L1)
11 => "100001000100000000000000000", -- loadi rt, imm
                                                                                                                                      , loadi r2, h0010
12 => "010101111110000000000000000000000", -- ori rt, ra, imm
                                                                                                                                      , ori r30, r0,
h0004
14 => "1001000011111110000000000110000000", -- loadr rt, ra , loadr r3, r30 , loado r4, r30, loa
                                                                                                                                      , loado r4, r30, 3
16 => "1000000011100000000000000000", -- move rt, ra
                                                                                                                                    , move r7, r0
17 => "0101000010111101000000000000000", -- andi rt, ra, imm
                                                                                                                                       , andi r5, r29,
h0010
18 => "0101000011000100000000000000001", -- andi rt, ra, imm
                                                                                                                                        , andi r6, r4,
h0001
```

```
19 => "1100010000000110000000100000000", -- brc ra, cond, off , br r6, =0, +2 (L4)
20 => "0010010011100011000000000000111", -- add rt, ra, rb
21 => "0110010010010000000000000000", -- shr rt, ra, n
22 => "01100000011000110000000000000", -- shl rt, ra, n
                                                                     , add r7, r3, r7
                                                                     , shr r4, r4, 1
                                                                      , shl r3, r3, 1
23 => "00001100101001010000000000000", -- dec rt, ra
                                                                      , dec r5, r5
24 => "110001000000010111111110100000001", -- brc ra, cond, off
                                                                     , br r5, ?0, -6 (L3)
25 => "10100100000000000000000000111", -- stori rb, imm
26 => "01101000111001110000000100100000", -- rol rt, ra, n
27 => "01101100111001110000000001100000", -- ror rt, ra, n
                                                                      , stori r7, 0
                                                                     , rol r7, r7, 9
                                                                     , ror r7, r7,
28 => "010000010000011100000000000000", -- not rt, ra
                                                                      , not r8, r7
                                                                      , xor r8, r29, r8
29 => "0100110100011101000000000000000", -- xor rt, ra, rb
30 => "00000101010101010100000000000000111", -- sub rt, ra, rb
                                                                     , sub r9, r8, r7
                                                                     , subi r10, r9, h0001
31 => "0000100101001001000000000000001", -- subi rt, ra, imm
32 => "11000100000010100000010010000100", -- brc ra, cond, off
33 => "110001000000101000000110", -- brc ra, cond, off
                                                                     , br r10, >0, +9 (Lx)
                                                                      , br r10, ?0, +8 (Lx)
                                                                      , addi r11, r10, h0002
35 => "11000100000010110000001100000101", -- brc ra, cond, off
                                                                      , br r11, ?0, +6 (Lx)
, or r12, r7, r11
                                                                     , storo r12, r0, 1
                                                                      , and r12, r12, r11
39 => "1100010000001100000000110000010", -- brc ra, cond, off
                                                                      , br r12, =1, +3 (Lok)
40 => "110000000000000000000000000000", -- jmp off
                                                                      , jmp + 0
41 => "11000000000000000000000000000", -- jmp off
                                                                       , jmp + 0
42 => "101001000000000000011111100000111", -- stori rb, imm
                                                                      , stori r7,h01F8
43 => "110000000000000000000000000000", -- jmp off
                                                                       , jmp + 0
-- all other addresses are data memory
others => X"00000000");
begin
-- instruction Asynchronous read
Inst_Out <= my_ram(to_integer(unsigned(Inst_Add)));</pre>
-- data Asynchronous read
Data Out <= my ram(to_integer(unsigned(Data Add)));</pre>
-- Synchronous Write, NO RESET
process (clk)
begin
    if(rising edge(clk)) then
        if (Write_Data En = '1') then
        my ram(to integer(unsigned(Data Add))) <= Data In;</pre>
        end if:
    end if;
end process;
end Behavioral;
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- Asynchronous combinational Memory Management unit (MMU)
-- address range = X'0100-X'01ff for peripherals
-- start push button value is at address X'01F0
-- LED's address X'01F8
-- 8 LEDs on board so 8 MSBs of the 16 bit data sent to output reg (LEDs)
-- ram data/instruction accesses kept separate within the MMU
-- no page management implemented
-- data 16 bits from processor
-- data 32 bits from RAM, made up of 2 16 bit sections of data
-- MMU makes 128 virtual addresses in the 64 data addresses in ram
entity Mem Manag Unit is
    Port (
           --PB = push button
          --En = enable
           --Add = address
           --Proc = processing
           --Reg = register
           --inputs
          : in STD LOGIC;
          Data_Proc_In : in STD_LOGIC_VECTOR (15 downto 0);
Data_Add_In : in STD_LOGIC_VECTOR (15 downto 0);
Data_Ram_In : in STD_LOGIC_VECTOR (31 downto 0);
           --outputs
          : out STD LOGIC VECTOR (15 downto 0);
          Output_Reg
          Write En Ram : out STD LOGIC;
          Write En Out Reg : out STD LOGIC);
end Mem Manag Unit;
architecture Behavioral of Mem Manag Unit is
  -- start push button 1 bit value resized to 16 bits
  signal Start PB resize : std logic vector(15 downto 0);
  -- data written to memory 16 MSB or LSB has been overwritten
  signal edited_memory_data: std_logic_vector(31 downto 0);
  -- LSBs of Data from RAM memory address
  signal int_LSB_16bits : std_logic_vector(15 downto 0);
  -- MSBs of Data from RAM memory address
  signal int MSB 16bits : std logic vector(15 downto 0);
begin
 -- Instruction address selection for RAM when MSB = 0
Inst_Add_Ram <= Inst_Add_In(6 downto 0) when Inst_Add_In(7) = '0' else</pre>
              (others => '0');
-- physical data address +64 offset for data section in RAM
Data Add <= std logic vector(unsigned(Data Add In(7 downto 1))+ 64);
-- output reg address write enable signal functionality
Write En Out Reg <= '1' when ((Output En In = '1') and (Data Add In = X"01F8"))else
'0';
```

```
-- output reg data line connection to MMU data bus
Output Reg <= Data Proc In;
 -- 1 bit push button value resized to be 16 bits, converted to data
Start_PB_resize<= X"0001" when Start_PB ='1' else
                   (others=> '0');
-- ram write enable signal connections
   Write En Ram <= '1' when (Output En In = '1') else
                 '0';
 -- Data from the MMU to the Processor
 -- push button 16 bit value of X'0001 written to processor when address is X"01F0"
-- when data address in bit (0) value is 0 the 16 LSBs from rams 32 bit data are written to processor
 -- when data address in bit (0) value is 1 the 16 MSBs from rams 32 bit data are written to processor
Data_Proc_Out <= Start_PB_resize when (Data_Add_In = X"01F0") else
                  Data_Ram_In (15 downto 0) when Data_Add_In(0) = '0' else
                  Data Ram In (31 downto 16) when Data Add In(0) = '1' else
                  (others => 'U');
--The 16 LSB from RAMs 32 bit memory data written to internal signal
int_LSB_16bits <= Data_Ram_In(15 downto 0);</pre>
 --The 1\overline{6} MSB from RAMs 3\overline{2} bit memory data written to internal signal
 int_MSB_16bits <= Data_Ram_In(31 downto 16);</pre>
 -- data to RAM address organised via data address bit (0) from processor,
 -- if address bit value (0) is 0 then the 16LSBs are over written keeping
 -- the original 16 MSBs.
 -- if address bit value (0) is 1 then the 16MSBs are over written keeping
-- the original 16 LSBs.
edited_memory_data(31 downto 0) <= Data_Proc_In & int_LSB_16bits when Data_Add_In(0) = '1' else
                                     int_MSB_16bits & Data_Proc_In when Data_Add_In(0) = '0' else
                                     (others => '0');
 -- updated 32 bit RAM data for address selected written back to RAM
Data Ram Out <= edited memory data;
end Behavioral;
```

The commented VHDL testbench:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
--Testing strategy is reset the entire system to known values,
-- check that the program counter does not exceed 2 in simulations until
-- push button has been pressed and then allow the code runs through the
-- sequence and check simulation results are correct until the final
-- output reg value is dec value 44800.
entity Mem Subsys Full TB is
end Mem Subsys Full TB;
architecture Behavioral of Mem Subsys Full TB is
constant clk period : time := 10ns;
--inputs
signal clk : STD LOGIC;
signal PB rst : STD LOGIC;
signal PB Start: STD LOGIC;
begin
UUT: entity work.Mem Subsys Full Interg
PORT MAP (
         clk => clk,
         PB Start=> PB Start,
         PB Rst => PB rst);
-- Clock process
clk process :process
begin
clk <= '0';
 wait for clk period/2;
clk <= '1';
wait for clk period/2;
end process;
-- Test procedure
TEST: process
begin
wait for 100 ns; --wait for initialization
wait until falling_edge(CLK); -- input signals change at falling edge
-- reset registers
PB_rst <= '0';</pre>
PB Start <= '0';
wait for clk_period*2;
PB rst <= '1';
wait for clk period*2;
PB rst <= '0';
wait for clk period*5;
PB_Start <= '1';</pre>
wait for clk period*3;
PB Start <= '0';
wait;
end process;
end Behavioral;
```

Screenshots of the simulation



100ns initialisation



Push button reset allowing program to Start & Pb start allowing PC value to increment above 2

		_			1,835.000 ns										
Name	Value	1,820 ns	1,825 ns	1,830 ns	1,835 ns	1,840 ns	1,845 ns	1,850 ns	1,855 ns	1,860 ns	1,865 ns	1,870 ns	1,875 ns	1,880 ns	
Inputs															
U₀ clk	1														
₽B_rst	0														
□ PB_Start	0														
Output															
₹ LEDs[7:0]	00000000								000000	000					
IR in Hex															
■ IR contents[31:0]	c41f0283	Offf0000	χ .	:000 fe00	c4	11f0283	χ ε	4400200	X 5	7c00004	X	887e0000	X .	909e00c0	
PC unsigned dec															
Note: The Post of	6	9	X	10	*	6	$\overline{}$	11	$\overline{}$	12	\rightarrow	13		14	
Registers															
™ [31][15:0]	-1	0	X							-1					
™ [30][15:0]	0					0					<u> </u>			4	
™ [7][15:0]	0								0						
№ [3][15:0]	0						0						$\overline{}$		
№ [2][15:0]	0				0				<u> </u>				16		
¾ [1][15:0]	33								33						
Memory Managment unit															
MMU Inputs															
⅓ Start_PB	0														
⅓ Output_En_In	0														
Mart_Add_In[7:0]	0b	0a	X	06	$\overline{}$	0b	X	0 c	<u> </u>	0 d	_	0e	=	0 f	
Tata_Proc_In[15:0]	0000								0000)					
Tata_Add_In[15:0]	ffff	ffff		0000	7	ffff	$\overline{}$	0010	_ ×		0004		=	0007	
Tata_Ram_In[31:0]	00000000	00000000		001f0020	00	000000	000f0010		=\	00170		1b001c		0019001a	
MMU Outputs															
™ Inst_Add_Ram[6:0]	0b	0a	X	06	X	0b	X	0 c	X	0 d	X	0e		0 f	
Tata_Ram_Out[31:0]	00000000	00000000	7	001f0000	1 00	000000		000 £0000				150000		0000001a	
Tata_Proc_Out[15:0]	0000	0000		0020	=	0000	<u> </u>	0010				001c		0019	
™ Data_Add[6:0]	3f	3f	=\ ===	40	=}	3 f	<u> </u>	48				42		43	
MOutput_Reg[15:0]	0000	-			1				0000)			\rightarrow		
₩ Write_En_Ram	0														
₩ Write_En_Out_Reg	0														

values for instruction sequences 6-11-12

lame	Value		2,885 ns	2,890 ns	2,895 ns	2,900 ns	2,905 ns	2,910 ns	2,915 ns	2,920 ns	2,925 ns	2,930 ns	2,935 ns	2,940 ns
Inputs														
ીં⊌ clk	1													
₽B_rst	0													
₩ PB_Start	0													
Output														
¼ LEDs[7:0]	00000000									00000000				
R in Hex														
IR contents[31:0]	c41f0283	60630 X	0ca	50000	X c4	05fd01) a4	000007	68	e70120	6c	e70060	410	070000
C unsigned dec														
PC value[7:0]	6	22		23	χ	24	X	2.5	Х	26	Х	27	X	28
Registers														
§ [31][15:0]	-1									-1				
§ [30][15:0]	0									4				
[7][15:0]	0					700					V 3	0725	$\sqrt{}$	+
§ [3][15:0]	0									0				
[2][15:0]	0									16				
§ [1][15:0]	33									33				
Memory Managment unit														
MMU Inputs														
Start_PB	0													
Output_En_In	0													
Inst_Add_In[7:0]	0b	17		18	<u> </u>	19		la	V	1b	\forall	1c		1d
Data_Proc_In[15:0]	0000	<u> </u>		0000	\frown	-	\Rightarrow	02bc				0000	4	-
Data_Add_In[15:0]	ffff				0000		1		₩	7805	_	af00		50ff
Data_Ram_In[31:0]	00000000			+	001f00					1b001c		1f02bc		00000
MU Outputs														
Inst_Add_Ram[6:0]	0b	17		18	V	19	¥	la		1b		1c	<u> </u>	1d
Data_Ram_Out[31:0]	00000000	<u> </u>	\	001f000			→	1f02bc	√	00001c	\rightarrow	1 £0000		00000
Data_Proc_Out[15:0]	0000			5511000	0020				3 =====	001ь	=====	02bc	=====	0000
Data_Add[6:0]	3f			+	40				₹	42	- ↓	40	=====	3 f
Output_Reg[15:0]	0000			0000	40		$\overline{\lor}$	02bc	₹	-	1	0000		Ť -
Write_En_Ram	0			3300			1	5250			'	5555	+	
Write_En_Out_Reg	0			+	-					+	+	+	+	+

values for instruction sequences 24-25-26

Name	Value		3,045 ns	3,050 ns	3,055 ns	3,060 ns	3,065 ns	3,070 ns	3,075 n
Inputs									
¹⊌ clk	1								
V₀ PB_rst	0								
№ PB_Start	0								
Output									
> 🛂 LEDs[7:0]	00000000			0000000	ø			10101111	
IR in Hex									
> ■ IR contents[31:0]	a4003f07	4580	c4	40c0182	X :	⊾4003f07	_X	c0000000	
PC unsigned dec									
PC value[7:0]	42	38		39	*	42	\supset	43	
Registers									
→ 🔏 [31][15:0]	-1					-1			
→ 🔏 [30][15:0]	4					4			
· 🔏 [7][15:0]	-20736					-20736			
· 🔏 [3][15:0]	0					0			
→ ¾ [2][15:0]	16					16			
→ ¾ [1][15:0]	33					33			
Memory Managment unit									
MMU Inputs									
⅓ Start_PB	0								
¹ ☐ Output_En_In	1								
→ Net_Add_In[7:0]	2b	27		2 a.	}		2b		
→ Tata_Proc_In[15:0]	af00	0001		0000	X	af00		0000	
→ Nata_Add_In[15:0]	01f8		000	1	X	01f8	=\	0000	
→ 3 Data_Ram_In[31:0]	00000000	===	ffff0	2bc	X	0000000	=\	ffff02bc	
MMU Outputs									
→ ¾ Inst_Add_Ram[6:0]	2b	27		2 a.	X		2b		
> Nata_Ram_Out[31:0]	0000af00		00	00002bc	1	0000af00		ffff0000	
> Nata_Proc_Out[15:0]	0000		fff	f	X	0000	_ /	02bc	_
→ Nata_Add[6:0]	3c		40		X	3c	=\	40	
→ Nutput_Reg[15:0]	af00	0001		0000	¥===	af00	-	0000	
₩ Write_En_Ram	1								
 ₩rite_En_Out_Reg	1								

values for instruction sequences 42-4

The "RTL Component Statistics" part of the synthesis report :

```
Start RTL Component Statistics
Detailed RTL Component Info :
                                                                                                                                                              Adders := 3
Adders := 1
Adders := 2
Adders
+---Adders :
                                                   2 Input
                                                                                                                     16 Bit
                                                  2 Input 16 Bit
3 Input 16 Bit
2 Input 8 Bit
2 Input 7 Bit
+---XORs :
                                                   2 Input
                                                                                                                      16 Bit
                                                                                                                                                                                                          XORs := 1
+---Registers :
                                                                                                                       32 Bit Registers := 1
16 Bit Registers := 33
8 Bit Registers := 1
                                           as:

3 Input
2 Input
16 Bit
3 Input
10 Bit
2 Input
10 Bit
3 Input
10 Bit
2 Input
4 Bit
2 Input
5 Bit
7 Input
5 Input
7 Input
6 Input
4 Bit
11 Input
8 Input
9 Bit
12 Input
9 Bit
14 Input
9 Bit
15 Bit
16 Bit
16 Bit
17 Input
18 Bit
18 Input
19 Bit
10 Bit
11 Input
10 Bit
11 Input
11 Bit
12 Input
13 Bit
14 Input
15 Bit
16 Input
16 Input
17 Bit
18 Input
18 I
+---Muxes :
                                                                                                                                                                                            Muxes := 1
Muxes := 6
                                                                                                                                                                                              Muxes := 2
                                                                                                                                                                                               Muxes := 1
                                                                                                                                                                                              Muxes := 1
                                                                                                                                                                                             Muxes := 2
                                                                                                                                                                                        Muxes := 2

Muxes := 2

Muxes := 1

Muxes := 1
                                                                                                                                                                                             Muxes := 1
                                                                                                                                                                                              Muxes := 1
                                                                                                                                                                                               Muxes := 1
                                                                                                                                                                                                Muxes := 67
                                                  4 Input
                                                                                                                     1 Bit
                                                                                                                                                                                                Muxes := 1
                                                 6 Input 1 Bit Muxes := 1
Finished RTL Component Statistics
```

The XDC file:

```
create clock -period 10.000 -name clk -waveform {0.000 5.000} -add
[get ports clk]
set property PACKAGE PIN Y9 [get ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property PACKAGE_PIN T18 [get_ports PB_Start]
set_property IOSTANDARD LVCMOS18 [get_ports PB_Start]
set property PACKAGE PIN R16 [get ports PB Rst]
set_property IOSTANDARD LVCMOS18 [get_ports PB_Rst]
set_property PACKAGE_PIN U14 [get_ports {LEDs[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDs[7]}]
set_property PACKAGE_PIN U19 [get_ports {LEDs[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDs[6]}]
set_property PACKAGE_PIN W22 [get_ports {LEDs[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDs[5]}]
set_property PACKAGE_PIN V22 [get_ports {LEDs[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDs[4]}]
set property PACKAGE PIN U21 [get ports {LEDs[3]}]
set property IOSTANDARD LVCMOS18 [get ports {LEDs[3]}]
set property PACKAGE PIN U22 [get ports {LEDs[2]}]
set property IOSTANDARD LVCMOS18 [get ports {LEDs[2]}]
set property PACKAGE PIN T21 [get ports {LEDs[1]}]
set property IOSTANDARD LVCMOS18 [get ports {LEDs[1]}]
set property PACKAGE PIN T22 [get_ports {LEDs[0]}]
set property IOSTANDARD LVCMOS18 [get ports {LEDs[0]}]
```