Q1)

For each new instruction, define its operation and determine an opcode value and an instruction coding compatible with the existing instruction set. [4 marks]

New Instructions/operations/opcode:

Program Code Line	Operation	Instructions	OPCODE
temp ← data and mask;	Rt<=Ra AND Rb	and Rt, Ra, Rb	01100
parity ← temp xor parity;	Rt<=Ra XOR Rb	xor Rt, Ra, Rb	01001

Convert the program into assembler and then to machine language (in binary and hex notation), using the instruction set and coding of architecture B and the additional instructions you have defined. [10 marks]

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(ОрСос	le		Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ		Rb		Φ	Φ	Φ	Φ	Φ		Ra		Ф	Φ	Ф	Φ	Φ		Rt	
and	ind Rt, Ra, Rb; xor Rt, Ra, Rb;																														
	(ОрСос	de		θ	Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ	θ	θ	Φ	Φ		Ra		θ	θ	θ	Ф	Ф		Rt	
load	oadr Rt, Ra; dec Rt, Ra; move Rt, Ra;																														
	OpCode Φ Φ Φ Φ Φ Φ Shift N Φ Φ Φ Φ Ra													Ra		Φ	Φ	Φ	Φ	Φ		Rt									
shr	hr Rt, Ra, n;																														
	(ОрСос	de		Φ	Φ	Φ							1	mme	diate	!							Φ	Φ	Φ	Φ	Φ		Rt	
mov	ve R	t, imn	١;																												
	(ОрСос	de						(offse	t					Φ	Φ	Φ	Φ	Φ		Ra		Φ	Φ	Φ	Φ	Φ		Rs	
stor	o R	s, Ra, o	off;																												
	(ОрСос	le		offset Φ Φ Φ Φ Ra															Φ	Φ	Φ	Φ	Φ	Φ	Φ	Φ				
br R	la, c	ond, c	off;																												

																												,						
instruction	21	20	20	20	27	26	25	24	12	22	21	20	10	10	17	16	15	1/	12	12	11	10	0	8	7	6	5	4	3	2	1	0	machine	
instruction	21	30	29	20	21	20	25	24	23	22	21	20	19	10	1/	10	13	14	12	12	11	10	9	0	1	0)	4)	4	1	U		
																																	hex	
loadr R2, R7	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	A0000702	Rt <= DMEM[Ra] {register indirect addressing}
move R3, #0000	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	80000003	Rt <= imm
move R4, R1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	88000104	Rt <= Ra
move R5, #0001	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	80000105	Rt <= imm
br R4, R4 = 0, 6	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	C0060400	If condition then jump to IMEM[PC+off], else continue
and R6, R2, R5	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	60050206	Rt<=Ra & Rb
xor R3, R6, R3	0	1	1	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	1	68030603	Rt<=Ra XOR Rb
shr R2, R2,1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	48010202	Rt <= Ra shifted right by n bits
dec R4, R4	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	48010202	Rt <= Ra − 1
br R4, R4 ≠ 0, -4	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	CFFC0400	If condition then jump to IMEM[PC+off], else continue
storo R7, R3, 2	1	0	1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	B8020703	DMEM[Ra+off] <= Rs {base plus offset addressing}

^{*}Brown = new Instructions

For every instruction within the program, define the values of all the necessary control signals for the execution of the program on architecture B. Identify "don't care" values with '\Phi'. [10 marks]

	RA	RB	WA	MA (Hex)	IMM (Hex)	OEN	S1,2,3	AL	SH	WEN
loadr R2, R7	111	000	010	Х'ФФФФ	Х'ФФФФ	0	001	101	ФФ0000	1
move R3, #0000	000	ФФФ	011	Х'ФФФФ	X'0000	0	1Ф0	101	ФФ0000	1
move R4, R1	001	000	100	Х'ФФФФ	Х'ФФФФ	0	0Ф0	101	ФФ0000	1
move R5, #0001	000	ФФФ	101	Х'ФФФФ	X'0001	0	1Ф0	101	ФФ0000	1
br R4, R4 = 0, 6	100	000	ΦΦΦ	Х'ФФФФ	Х'ФФФФ	0	0ФФ	101	ΦΦΦΦΦΦ	0
and R6, R2, R5	010	101	110	Х'ФФФФ	Х'ФФФФ	0	0Ф0	001	ФФ0000	1
xor R3, R6, R3	110	011	011	Х'ФФФФ	Х'ФФФФ	0	0Ф0	010	ФФ0000	1
shr R2, R2,1	010	000	010	Х'ФФФФ	Х'ФФФФ	0	0Ф0	101	100001	1
dec R4, R4	100	ФФФ	100	Х'ФФФФ	Х'ФФФФ	0	0Ф0	100	ФФ0000	1
br R4, R4 ≠ 0, - 4	100	000	ФФФ	Х'ФФФФ	Х'ФФФФ	0	0ФФ	101	ΦΦΦΦΦΦ	0
storo R7, R3, 2	111	011	ФФФ	Х'ФФФФ	X'0002	1	10Ф	101	ФФ0000	0

^{*}Brown = new Instructions

Q2)

Using the multi-cycle architecture C, define (in a table) the operations to be carried out and the values of all the control signals required for each cycle in the execution of the following instructions. Identify "don't care" values. [4 marks each]:

[shift the contents of R1 right by 11 bits and store the result in R3]

SHR R3, R1, x'b;	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
S1 - Fetch	ØØØ	ØØØ	ØØØ	x'ØØØØ	x'ØØØØ	0	Ø1ØØ	111	ØØ0000	0
S2 - Register Read	001	000	ØØØ	x'ØØØØ	x'ØØØØ	0	ØØØØ	ØØØ	ØØØØØØ	0
S3 - ALU	ØØØ	ØØØ	ØØØ	x'ØØØØ	x'ØØØØ	0	00ØØ	101	10,1011	0
S4 - Memory Read/Write										
S5 - Register Write	ØØØ	ØØØ	011	x'ØØØØ	x'ØØØØ	0	ØØØ0	ØØØ	ØØØØØØ	1

[load into R5 the contents of the memory at address AF1F]

loadi R5, x'af1f;	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
S1 - Fetch	ØØØ	ØØØ	ØØØ	x'ØØØØ	x'ØØØØ	0	Ø1ØØ	111	ØØ0000	0
S2 - Register Read										
S3 - ALU										
S4 - Memory Read/Write	ØØØ	ØØØ	ØØØ	x'AF1F	x'ØØØØ	0	ØØ1Ø	ØØØ	ØØØØØØ	0
S5 - Register Write	ØØØ	ØØØ	101	x'ØØØØ	x'ØØØØ	0	ØØØ1	ØØØ	ØØØØØØ	1

[if R3 is not equal to 0, then jump to PC+11A, else continue]

brneq R3, x'11A	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
S1 - Fetch	ØØØ	ØØØ	ØØØ	x'ØØØØ	x'ØØØØ	0	Ø1ØØ	111	ØØ0000	0
S2 - Register Read	011	000	ØØØ	x'ØØØØ	x'011A	0	11ØØ	101	ØØ0000	0
S3 - ALU	ØØØ	ØØØ	ØØØ	x'ØØØØ	x'ØØØØ	0	00ØØ	101	ØØ0000	0
S4 - Memory Read/Write										
S5 - Register Write										

Q3)

Determine a coding for each of the instructions in the set. Assign OPCODE values (6 bits) and specify the position of every field within each kind of instruction. [14 marks]

	AR/L				S THE PERA		5 BI		DDRE	SS VA	ALUE	5 BIT RA & 5 BITS	S OF			16	BIT IN										BIT VA ALUES,			RESS (OFF	
NO OPERATION	0	0	0	0	0	0	0	0	0	0	0	0 0)	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	nop (no op code) = 000000
	0	0	1	0	0	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	rt <= ra + rb
	0	0	0	0	0	1			addre			5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	rt <= ra – rb
ARITHMATIC	0	0	1	0	1	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value				16	bit im	medi	ate v	alue r	numb	er bet	wee	n 6553	5-0				rt <= ra + immediate value
ARITIMATIC	0	0	0	0	1	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value				16	bit im	medi	ate v	alue r	numb	er bet	wee	n 6553	5-0				rt <= ra – immediate value
	0	0	1	0	1	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rt <= ra + 1
	0	0	0	0	1	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rt <= ra – 1
	0	1	0	0	0	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	rt <= ra AND rb
	0	1	0	0	0	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	rt <= ra OR rb
	0	1	0	0	1	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	rt <= ra XOR rb
	0	1	0	0	1	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rt <= NOT ra
	0	1	0	1	0	0	5 b	bit RT address value				5 bit R	A ad	dress	value				16	bit im	medi	ate v	alue r	numb	er bet	twee	n 6553	5-0				rt <= ra AND immediate value
LOGIC	0	1	0	1	0	1	5 b	5 bit RT address value 5 bit RT address value			5 bit R	A ad	dress	value				16	bit im	medi	ate v	alue r	numb	er bet	wee	n 6553	5-0				rt <= ra OR immediate value	
	0	1	0	1	1	0	5 b				5 bit R	A ad	dress	value				16	bit im	medi	ate v	alue r	numb	er bet	wee	n 6553	5-0				rt <= ra XOR immediate value	
	0	1	1	0	0	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	Bin	ary N	bit va	alue	0	0	0	0	0	rt <= ra shifted left (LS)by n bits
	0	1	1	0	0	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	Bin	ary N	bit va	lue	0	0	0	0	0	rt <= ra shifted right (RS) by n bits
	0	1	1	0	1	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	Bin	ary N	bit va	lue	0	0	0	0	0	rt <= ra rotated left (LR) by n bits
	0	1	1	0	1	1	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	Bin	ary N	bit va	alue	0	0	0	0	0	rt <= ra rotated right (RR)by n bits
	1	0	0	0	0	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rt <= ra
	1	0	0	0	0	1	5 b	oit RT	addre	ss val	lue	16 bit	imn	nediat	e value		er sh nused					.1 de	c for a	ddre:	ss ran	ge	0	0	0	0	0	rt <= DMEM[imm] {direct addressing}
	1	0	0	0	1	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rt <= DMEM[ra] {register indirect addressing}
TRANSFER	1	0	0	1	0	0	5 b	it RT	addre	ss val	lue	5 bit R	A ad	dress	value		10 bit	addr	ess va	alue o	ffset	+- nu	mber	0-511		0	0	0	0	0	0	rt <= DMEM[ra+off] {base plus offset addressing}
	1	0	1	0	0	1	0	0	0	0	0	16 bit		er sh nused					1 de	c for a	ddre:	ss ran	ge	5 b	it RB	addre	ss va	lue	DMEM[imm] <= rb {direct addressing}			
	1	0	1	0	1	0	0	0	0	0	0	5 bit R	A ad	dress	value	0	0	0	0	0	0	0	0	0	0	0	5 b	it RB	addre	ss va	lue	DMEM[ra] <= rb {register indirect addressing}
	1	0	1	1	0	0	0	0	0	0	0	5 bit R	A ad	dress	value		10 bit	addr	ess va	alue o	ffset	+- nu	mber	0-511		0	5 b	it RB	addre	ss va	lue	DMEM[ra+off] <= rb {base plus offset addressing}
CONTROL	1	1	0	0	0	0	0	0	0	0	0	0 0)	0 (0	9 bi	t Prog	gram (er off set va		valu	e for	PC+	0	0	0	0	0	0	0	jump control opcode and + - 9 bits for PC+offset
CONTROL	1	1	0	0	0	1	0	0	0	0	0	5 bit R	5 bit RA address value 9			9 bi	t Prog	gram (er off set va		valu	e for	PC+	0	0	0		FLA	NGS		4 bits for flag(cond), + - 9 bits or (PC) offset, 5 bits for RA,