

24

Week 35
August
Wednesday

August

Week	32	33	34	35	36
Monday	1	8	15	22	29
Tuesday	2	9	16	23	30
Wednesday	3	10	17	24	31
Thursday	4	11	18	25	
Friday	5	12	19	26	
Saturday	6	13	20	27	
Sunday	7	14	21	28	

8
AM

9
AM

INSTITUTION: DEDAN KIMATHI UNIVERSITY

10
AM

NAME: OLIVER KIPKEMEI

11
AM

REG NO: E022-01-0278/2018

12
PM

TASK CAT 3

1
PM

SUBMISSION: 3rd September 2020

2
PM

LECTURER: VASANT

3
PM

UNIT: DIGITAL ELECTRONICS

4
PM

5
PM

6
PM

Evening



8
AM

State DeMorgan's Theorem

9
AM

States that the sum of two complement variables is equal to the product of the two complement variables

10
AM

11
AM

12
PM

$$\bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$$

1
PM

prove with truth table

2
PM

3
PM

4
PM

5
PM

6
PM

Evening




@

Week	36	37	38	39
Monday	5	12	19	26
Tuesday	6	13	20	27
Wednesday	7	14	21	28
Thursday	1	8	15	22
Friday	2	9	16	23
Saturday	3	10	17	24
Sunday	4	11	18	25


2016
August
Thursday

11


NAND as AND



NAND as OR



NAND as NOT



Evening

8
AM9
AM10
AM11
AM12
PM1
PM2
PM3
PM4
PM5
PM6
PM

Evening

8


e

half adder

Truth table of binary

Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

logic diagram of half adder



Week	5	12
Monday	6	13 20 27
Tuesday	7	14 21 28
Wednesday	1	8 15 22 29
Thursday	2	9 16 23 30
Friday	3	10 17 24
Saturday	4	11 18 25
Sunday		

August
Saturday

13

Convert 12 to Binary, B.C.D &

excess 3

(i) To binary

$$\frac{12}{2} = 6 \quad 0$$

$$\frac{6}{2} = 3 \quad 0$$

$$\frac{3}{2} = 1 \quad 1$$

$$\frac{1}{2} = 0 \quad 1$$

$$\underline{\underline{1100}}$$

(ii) Excess 3

$$12 = 1100$$

$$+ 0011$$

$$\underline{\underline{1111}}$$

$$\underline{\underline{1111}}$$

(iii) B.C.D

Week 33
August
Sunday

14

8
AM

Prove

9
AM

$$A \cdot \bar{B} + B \cdot \bar{C} + C \cdot \bar{A} = \bar{A} \cdot B + \bar{B} \cdot C + \bar{C} \cdot A$$

10
AMSoln11
AM

$$A \cdot \bar{B} \cdot (C + \bar{C}) + (A + \bar{A}) B \cdot \bar{C} + \bar{A} (B + \bar{B}) \cdot C$$

12
PM

$$= A \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + \bar{A} \cdot \bar{B} \cdot C$$

1
PM

$$= A \cdot \bar{B} \cdot C + \bar{A} \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C$$

2
PM

$$= \bar{B} \cdot C (A + \bar{A}) + A \cdot \bar{C} (\bar{B} + B) + \bar{A} \cdot B (\bar{C} + C)$$

3
PM

$$= \bar{B} \cdot C + A \cdot \bar{C} + \bar{A} \cdot B = \text{LHS}$$

4
PM5
PM

Explain operation of 'J-K' & T & D flip flop

6
PM

Evening

e

September

Week	36	37	38	39	40
Monday	5	12	19	26	
Tuesday	6	13	20	27	
Wednesday	7	14	21	28	
Thursday	1	8	15	22	29
Friday	2	9	16	23	30
Saturday	3	10	17	24	
Sunday	4	11	18	25	

2016
August
Tuesday

16

J K flip flop

The flipflop has two inputs J & K, the input correspond to S (set) input & K input correspond to R (reset) input

When $JK = 11$, the output will be complement to each other, but this will not give

The inputs JK were 10 & flip was in set mode & Q was equal to 1. Changing the input

RS becomes 10 which will reset the latch. Thus the content of the latch is complementary the output $Q \bar{Q}$ change 01 to 10. But not a state sl.

D flip-flop

Has only one input in addition to clock pulse. The R & S input of RS flipflop

@

17

Week 34
August
Wednesday

Week	30	31	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Monday	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
Tuesday																																	
Wednesday																																	
Thursday																																	
Friday																																	
Saturday																																	
Sunday																																	

8 AM

9 AM

10 AM

11 AM

12 PM

1 PM

2 PM

3 PM

4 PM

5 PM

6 PM

Evening

are not used in some applications when both the inputs are 00 or 11. This condition also eliminates the condition of $RS = 11$. So in D flip-flop R S input are always kept complement of each other and D input is applied to S input and complement of S is applied to R input.

T flip flop

comes when JK inputs of an edge-triggered flip-flop are connected together to form a single input.

has only two options. When $T = 0$ the flip-flop will be in store mode.


It gives no change in output.

When $T = 1$, the flip-flop will be


in complement mode i.e. it

toggles or gives complemented output of previous value at trailing edge of clock pulse.

T flip flop logic diagram



D flip flop



Evening

8
AM9
AM10
AM11
AM12
PM1
PM2
PM3
PM4
PM5
PM6
PM

Evening



@

Shift registers register used to manipulate data for computational purposes by shifting the data in a register in either the left or right direction

Counters used to count pulsed measure. time and consequently frequency and time period

Asynchronous & Synchronous counters

Asynchronous counters all flip-flops are not synchronous controlled by the same clock pulse

Synchronous counters all flip flo- are synchronous control by same clock pulse

8 AM

Binary to Gray

9 AM

Bit_n

10 AM

Bit_{n-1}

11 AM

Bit₃

12 PM

1 PM

Bit₂

2 PM

Bit₁

3 PM

Bit₀

4 PM

2 = 0010

5 PM

6 PM

= 0011

Evening




e


Week	5	12	19	26
Monday	6	13	20	27
Tuesday	7	14	21	28
Wednesday	1	8	15	22
Thursday	2	9	16	23
Friday	3	10	17	24
Saturday	4	11	18	25
Sunday				

Venn Diagram


$A \cap B$



OR



NOT



Evening