

INSTITUTION: DEDAN KIMATHI UNIVERSITY OF TECHNOLOGY

NAME: OLIVER KIPKEMEI MENGICH

REG NO: E022-01-0278/2018


UNIT NAME: DIGITAL ELECTRONICS

UNIT CODE: EEE 2305

TASK: CAT II

DATE OF TASK 12th AUGUST 2020

SUBMISSION DATE 12th AUGUST 2020


SIGNATURE: 

LECTURER: VASANT DHARMADHIKARY


Q Symbols of R-S, J-K, T & D flip flops.

soln.


R-S flip flop




D flip flop



J-K flip flop



T flip-flop



(ii) Truth table of the flip-flops

J-K flip-flop

J	K	Q	\bar{Q}	Comments
0	0	Q_0	\bar{Q}_0	No change
0	1	0	1	reset flip-flop
1	0	1	0	set flip-flop
1	1	$\neg Q_0$	Q_0	J-K flip-flop toggled

R-S flip-flop

R	S	Q	$\neg Q$	Comments
0	0	Q_0	$\neg Q_0$	Store current value
1	0	0	1	reset flip-flop
0	1	1	0	set flip-flop
1	1	0	0	Invalid input condition

T flip-flop


Input T	previous output	Next output	Mode of Operation
0	0	0	Store
0	1	1	
1	0	1	Complement
1	1	0	

D flip flop

D_n	Q_n	Q_{n+1}
0	0	1
0	1	0
1	0	1
1	1	1


With timing diagrams explain

(i) a modulo 4 counter using two T type flip flop



~~a modulo~~
 a modulo of counter is the number of different output state a counter can produce. This is the total number of unique states it passes through in a complete counting.

(ii) Ring counter using two D type flip flops



what do you understand by SISO, PISO, SIPO, & PISO

(i) SISO (Serial in serial out shift register). In SISO, data is loaded serially one bit at a time, and when output is required, data stored in the register data is read serially one bit at a time.

(PISO) (Parallel in Parallel out shift register) data is loaded simultaneously to all flip-flops & when read is read serially from register one bit at a time.

(SIPO) Serial in parallel out shift register. Data is loaded serially ~~to~~ the shift register and read in parallel form from the register.

(PISO) (Parallel in Serial out Shift register) = data is loaded simultaneously to all flip-flops in parallel form.

Applications of Shift Registers

(i) Parity Generator cum checker → use to generate the parity bit of 4 bit number.

(ii) Serial Adder original bits are added bits are loaded parallel form & shifted in right direction.

Operation of two channel multiplexer
consists of 4 two input multiplexers on single chip. The four multiplexers have a common data select lines S & a common chip enable terminal G. A low signal to the chip enable terminal G allow the selected input data to route to output. Because of the two inputs, a single data select is sufficient.