

INSTITUTION: DEDAN KIMATHI UNIVERSITY OF TECHNOLOGY NAME: OLIVER KIPKEMEI MENGICH REG NO: E022-01-0278 2018 UNIT NAME: DIGITAL ELECTRONICS UNIT CODE: EEE 2305 TASK: CAT II DATE OF TASK 12th AUGUST 2020 SUBMISSION DATE 11: AUGUST 2020 SIGNATURE: Duy


LECTURER: VASANT DHARMADHIKARY



I flipflop
T-Clock Do-D
(ii) Truth table of the flip-flops J-k flip-flop
J K Q Q Comments U O Qo Qo No change O I reset flip-flop I O Set flip-flop Jk flip-flop toggled
RS FIR Flop
C O Que - Que Store correct value 1 0 0 1 reset flip flop 0 1 1 0 set flip flop 1 1 0 0 Invalid input condition
T fire flap
Input T previous output Next Output Mode at Operation O O O Store I O I Complement O O Complement

PROFES OF STREET





What do you nekston by 5150, PIRO, SIPO, & PISO (DSISO (Serial in serial out shift register). In SISO, data is loaded serially one bit at a time, and when output is required, data storal in the register data is real serially one bit at a time Pipo (Parallel in Parallel out shift registed data is loaded simultaneously to all flip flow & when rend is read serially from register one but at a Sipo) Serial in pavallel out shift register. Datais Toaded serially fits the shift register and read in parallel torm from the negister. piso (paralel in Serial out Shift register) - data is fooded is multaneously for all flip flops in parallel Applications of Shift Registers the parity but of 4 bit number (ii) Senal Adder organi bits are added botson Operation of two channel multiplexer chip The foor multiplees have a common date seled lines & a common thip enable terms G G allow the sected input dot to rout to output. Become